MITSUBISHI 8-BIT SINGLE-CHIP MICROCOMPUTER 740 FAMILY / 38000 SERIES

3874 Group

User's Manual



keep safety first in your circuit d	keep	afety firs	st in vou	r circuit	designs	!
-------------------------------------	------	------------	-----------	-----------	---------	---

• Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes	regarding	these	material	s

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams and charts, represent information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of JAPAN and/or the country of destination is prohibited.
- Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

BEFORE USING THIS USER'S MANUAL

This user's manual consists of the following three chapters. Refer to the chapter appropriate to your conditions, such as hardware design or software development.

1. Organization

CHAPTER 1 HARDWARE

This chapter describes features of the microcomputer and operation of each peripheral function.

CHAPTER 2 APPLICATION


This chapter describes usage and application examples of peripheral functions, based mainly on setting examples of relevant registers.

CHAPTER 3 APPENDIX

This chapter includes a list of registers, and necessary information for systems development using the microcomputer, the mask ROM confirmation (for mask ROM version), ROM programming confirmation, and the mark specifications which are to be submitted when ordering.

2. Structure of Register

The figure of each register structure describes its functions, contents at reset, and attributes as follows:



Preface

This user's manual describes Mitsubishi's CMOS 8-bit microcomputers 3874 Group.

After reading this manual, the user should have a through knowledge of the functions and features of the 3874 Group, and should be able to fully utilize the product. The manual starts with specifications and ends with application examples.

For details of software, refer to the "740 Family Software Manual."

For details of development support tools, refer to the "DEVELOPMENT SUPPORT TOOLS FOR MICROCOMPUTERS" data book.

i

Table of contents

CI	HAPTER 1. HARDWARE	
	DESCRIPTION	1-2
	FEATURES	1-2
	APPLICATION	1-2
	PIN CONFIGURATION	1-3
	FUNCTIONAL BLOCK	1-5
	PIN DESCRIPTION	1-6
	PART NUMBERING	1-8
	GROUP EXPANSION	
	FUNCTIONAL DESCRIPTION	
	NOTES ON PROGRAMMING	
	DATA REQUIRED FOR MASK ORDERS	
	DATA REQUIRED FOR ROM WRITING ORDERS	
	ROM PROGRAMMING METHOD	
	FUNCTIONAL DESCRIPTION SUPPLEMENT	1-72
CI	HAPTER 2. APPLICATION	
	2.1 I/O port	2-3
	2.1.1 Memory assignment	
	2.1.2 Relevant registers	
	2.1.3 Notes on use	
	2.2 Interrupts	
	2.2.1 Memory assignment	
	2.2.2 Relevant registers	
	2.2.3 Interrupt setting method	
	2.2.4 Key input interrupt	
	2.2.5 Management example of multiple factors/one vector interrupt	
	2.2.6 Notes on use	
	2.3 Timer X and timer Y	
	2.3.1 Timer X memory assignment	
	2.3.2 Timer X relevant register	
	2.3.3 Timer mode of timer X	
	2.3.4 Pulse output mode of timer X	_
	2.3.5 Event counter mode of timer X	
	2.3.6 Pulse width measurement mode of timer X	
	2.3.7 Real time port output control of timer X	
	2.3.8 Notes on use	
	2.3.9 Timer Y memory assignment	
	2.3.10 Timer Y relevant registers	
	2.3.11 Timer mode of timer Y	
	2.3.12 Period measurement mode of timer Y	
	2.3.13 Event counter mode of timer Y	
	2.3.14 Pulse width HL continuously measurement mode of timer Y	
	2.3.15 Notes on use	

Table of contents

2.4 Timers 1, 2, 3	2-68
2.4.1 Timers 1, 2, 3 memory assignment	2-68
2.4.2 Timers 1, 2, 3 relevant registers	2-69
2.4.3 Timers 1, 2, 3 setting method	2-71
2.4.4 Application example of timers 1, 2, 3	2-72
2.4.5 Notes on use	2-73
2.5 Serial I/O	2-74
2.5.1 Serial I/O1 memory assignment	2-74
2.5.2 Serial I/O1 relevant registers	2-75
2.5.3 Clock synchronous serial I/O of serial I/O1	2-82
2.5.4 Clock asynchronous serial I/O (UART) of serial I/O1	2-88
2.5.5 Notes on serial I/O1	
2.5.6 Serial I/O2 memory assignment	2-97
2.5.7 Serial I/O2 relevant registers	
2.5.8 Clock synchronous serial I/O of serial I/O2	2-101
2.5.9 Notes on serial I/O2	
2.5.10 Serial I/O3 memory assignment	2-112
2.5.11 Serial I/O3 relevant registers	2-113
2.5.12 8-bit serial I/O mode	2-119
2.5.13 Automatic transfer serial I/O mode	
2.5.14 Arbitrary bit serial I/O mode	
2.5.15 Notes on serial I/O3	
2.6 A-D converter and D-A converter	2-136
2.6.1 Memory assignment	2-136
2.6.2 Relevant register	2-137
2.6.3 A-D converter	
2.6.4 D-A converter	
2.6.5 Notes on use	
2.7 Watchdog timer	
2.7.1 Memory assignment	
2.7.2 Relevant register	
2.7.3 Watchdog timer application example	
2.7.4 Notes on use	
2.8 Reset circuit	
2.8.1 Connection example of reset IC	
2.8.2 Notes on use	
2.9 Clock generating circuit	
2.9.1 Relevant register	
2.9.2 Setting method	
2.9.3 Clock generating circuit application example	
2.9.4 Notes on use	
2.10 Application circuit example	2-167

CHAPTER 3. APPENDIX

3.1 Electrical characteristics	3-2
3.2 Standard characteristics	_
3.2.1 Power source current standard characteristics (Icc-Vcc characteristics)	
3.2.2 Current dissipation frequency characteristics (Icc-f(X _{IN}) characteristics)	3-13
3.2.3 Port standard characteristics	
3.2.4 A-D conversion standard characteristics	3-16
3.2.5 D-A conversion standard characteristics	3-17
3.3 Notes on use	3-18
3.3.1 Notes on interrupts	3-18
3.3.2 Notes on timer X	3-20
3.3.3 Notes on timer Y	3-21
3.3.4 Notes on timers 1, 2, 3	3-21
3.3.5 Notes on serial I/O1	3-22
3.3.6 Notes on serial I/O2	3-25
3.3.7 Notes on serial I/O3	3-25
3.3.8 Notes on data link layer communication control circuit	3-27
3.3.9 Notes on A-D converter	3-27
3.3.10 Notes on watchdog timer	3-28
3.3.11 Notes on reset circuit	3-28
3.3.12 Notes on clock generating circuit	3-29
3.3.13 Notes on input and output pins	3-30
3.3.14 Notes on programming	3-31
3.3.15 Notes on built-in PROM version	3-33
3.3.16 Sub-ROM number	3-34
3.3.17 Termination of unused pins	3-35
3.4 Countermeasures against noise	3-36
3.4.1 Shortest wiring length	3-36
3.4.2 Connection of bypass capacitor across Vss line and Vcc line	3-38
3.4.3 Wiring to analog input pins	3-39
3.4.4 Oscillator concerns	3-39
3.4.5 Setup for I/O ports	3-41
3.4.6 Providing of watchdog timer function by software	3-42
3.5 Control Registers	3-43
3.6 Package outline	3-74
3.7 List of instruction code	3-75
3.8 Machine instructions	3-76
3.9 SFR memory map	3-87
3.10 Pin configuration	3-88

CHAPTER 1. HARDWARE	
Fig. 1 M38747MCT-XXXGP pin configuration	1 2
Fig. 2 M38749EFFS pin configuration	
Fig. 3 Functional block diagram	
Fig. 4 Part numbering	
Fig. 5 Main clock input oscillation frequency in double-speed mode	
Fig. 6 Memory expansion plan (Extended operating temperature version)	
Fig. 7 Memory expansion plan (Automotive correspondence version)	
Fig. 8 740 Family CPU register structure	
Fig. 9 Register push and pop at interrupt generation and subroutine call	
Fig. 10 Structure of CPU mode register	
Fig. 11 Memory map diagram	
Fig. 12 Memory map of special function register (SFR)	
Fig. 13 Structure of PULL UP register	
Fig. 14 Port block diagram (1)	
Fig. 15 Port block diagram (2)	
Fig. 16 Port block diagram (3)	
Fig. 17 Port block diagram (4)	
Fig. 18 Port block diagram (5)	
Fig. 19 Port block diagram (6)	1-26
Fig. 20 Interrupt control diagram	.1-29
Fig. 21 Timing from occurrence to acceptance of interrupt	.1-31
Fig. 22 Structure of interrupt-related registers	. 1-32
Fig. 23 Connection example when using key input interrupt and port P2 block diagram	1-33
Fig. 24 Timer block diagram	
Fig. 25 Structure of timer X mode register	1-35
Fig. 26 Structure of timer Y mode register	
Fig. 27 Structure of timer 123 mode register	
Fig. 28 Block diagram of clock synchronous serial I/O	
Fig. 29 Operation of clock synchronous serial I/O1 function	
Fig. 30 Block diagram of UART serial I/O1	
Fig. 31 Operation of UART serial I/O function	
Fig. 32 Structure of serial I/O1 control register	
Fig. 33 Structure of serial I/O2 control register	
Fig. 34 Block diagram of serial I/O2	
Fig. 35 Serial I/O2 timing (LSB first)	
Fig. 36 Block diagram of serial I/O3	
Fig. 37 Structure of serial I/O3 control register 1 and 2	
Fig. 38 Structure of serial I/O3 control register 3	
Fig. 40 Automotic transfer carried I/O apparation	
Fig. 40 Automatic transfer serial I/O operation	
Fig. 42 S _{STB3} output operation	
Fig. 43 Sausy3 input operation (internal synchronous clock)	
Fig. 44 S _{BUSY3} input operation (external synchronous clock)	1-50 1-50

Fig. 45 Sbusy3 output operation (internal synchronous clock, 8-bit serial I/O)......1-51

Fig.	46	SBUSY3 output operation (external synchronous clock, 8-bit serial I/O)	1-51
Fig.	47	Sbusy3 output operation in automatic transfer serial I/O mode (internal synchro	nous
		clock, Sbusy3 output function output each 1-byte)	
Fig.	48	$S_{\mbox{\scriptsize BUSY3}}$ output operation in arbitrary bit serial I/O mode (internal synchronous clo	,
_		Srdy3 output operation	
Fig.	50	Srdy3 input operation (internal synchronous clock)	1-52
		Handshake operation at serial I/O3 mutual connecting (1)	
Fig.	52	Handshake operation at serial I/O3 mutual connecting (2)	1-53
Fig.	53	Data link layer communication control circuit block example	1-55
Fig.	54	Structure of communication mode register	1-56
Fig.	55	Structure of transmit control register	1-57
Fig.	56	Structure of transmit status register	1-57
Fig.	57	Structure of receive control register	1-58
Fig.	58	Structure of receive status register	1-58
		Structure of control field selection register	
Fig.	60	Structure of bus interrupt source discrimination control register	1-60
Fig.	61	Structure of A-D control register	1-61
Fig.	62	Block diagram of A-D converter	1-61
_		Block diagram of D-A converter	
		Equivalent connection circuit of D-A converter	
		Block diagram of Watchdog timer	
Fig.	66	Structure of Watchdog timer control register	1-63
Fig.	67	Reset circuit example	1-64
_		Reset sequence	
		Internal status at reset	
_		Ceramic resonator circuit	
_		External clock input circuit	
		System clock generating circuit block diagram	
Fig.	73	State transitions of system clock	1-68
		Program example	
Fig.	75	Programming and testing of One Time PROM version	1-71
_		Timing chart after interrupt occurs	
_		Time up to execution of interrupt processing routine	
_		Relative formula for a reference voltage V _{REF} of A-D converter and V _{ref}	
_		A-D conversion equivalent circuit	
Fig.	80	A-D conversion timing chart	1-76

CHA	APTER 2. APPLICATION	
Fig.	2.1.1 Memory assignment of I/O port relevant registers	2-2
Fig.	2.1.2 I/O port write and read	2-3
Fig.	2.1.3 Structure of port Pi (i = 0 to 8) direction register	2-4
Fig.	2.1.4 Structure of PULL UP register	2-5
Fig.	2.1.5 Example of external circuit design for I/O port	2-7
Fig.	2.2.1 Memory assignment of interrupt relevant registers	2-9
Fig.	2.2.2 Structure of interrupt edge selection register	2-10
Fig.	2.2.3 Structure of interrupt request register 1	2-11
Fig.	2.2.4 Structure of interrupt request register 2	2-12
Fig.	2.2.5 Structure of interrupt request register 1	2-13
Fig.	2.2.6 Structure of interrupt control register 2	2-14
Fig.	2.2.7 Structure of interrupt source discrimination register 1	2-15
Fig.	2.2.8 Structure of interrupt source discrimination register 2	2-16
Fig.	2.2.9 Structure of interrupt source discrimination control register 1	2-17
	2.2.10 Structure of interrupt source discrimination control register 2	
Fig.	2.2.11 Interrupt setting method (1)	2-19
_	2.2.12 Interrupt setting method (2)	
_	2.2.13 Interrupt setting method (3)	
-	2.2.14 Setting example of key input interrupt relevant registers (corresponding to '	
Ū	21" of "CHAPTER 1. HARDWARE")	
Fig.	2.2.15 Interrupt request bit management example	
_	2.2.16 Sequence of switch detection edge	
_	2.2.17 Sequence of check of interrupt request bit	
	2.2.18 Example of writing data to interrupt source discrimination register	
_	2.2.19 Structure of interrupt control register 2	
	2.3.1 Memory assignment of timer X relevant registers	
	2.3.2 Structure of port P5 direction register	
Fig.	2.3.3 Structure of timer X (low-order, high-order)	2-29
Fig.	2.3.4 Structure of timer X mode register	2-30
Fig.	2.3.5 Setting method for timer mode of timer X	2-31
Fig.	2.3.6 Example of control procedure	2-32
	2.3.7 Setting method for pulse output mode of timer X (1)	
	2.3.8 Setting method for pulse output mode of timer X (2)	
Fig.	2.3.9 Example of peripheral circuit	2-35
	2.3.10 Connection of timer and setting of division ratio	
Fig.	2.3.11 Example of control procedure	2-36
Fig.	2.3.12 Setting method for event counter mode of timer X (1)	2-37
	2.3.13 Setting method for event counter mode of timer X (2)	
Fig.	2.3.14 Example of measurement method of frequency	2-39
Fig.	2.3.15 Example of control procedure	2-40
_	2.3.16 Setting method for pulse width measurement mode of timer X (1)	
Fig.	2.3.17 Setting method for pulse width measurement mode of timer X (2)	2-42
Fig.	2.3.18 Connection of timer and setting of division ratio	2-43
	2.3.19 Example of control procedure	
Fig.	2.3.20 Setting method for real time port output function of timer X (1)	2-45
Fig.	2.3.21 Setting method for real time port output function of timer X (2)	2-46
	2.3.22 Example of peripheral circuit	
	2.3.23 Example of control procedure	
_	2.3.24 Memory assignment of timer Y relevant registers	
_	2.3.25 Structure of port P5 direction register	
_	2.3.26 Structure of timer Y (low-order, high-order)	

Fig.	2.3.27 Structure of timer Y mode register	2-54
Fig.	2.3.28 Setting method for timer mode of timer Y	2-55
Fig.	2.3.29 Setting method for period measurement mode of timer Y (1)	2-56
Fig.	2.3.30 Setting method for period measurement mode of timer Y (2)	2-57
Fig.	2.3.31 Example of peripheral circuit	. 2-58
Fig.	2.3.32 Example of control procedure	2-59
	2.3.33 Setting method for event counter mode of timer Y (1)	
	2.3.34 Setting method for event counter mode of timer Y (2)	
	2.3.35 Setting method for pulse width HL continuously measurement mode of timer	
	2.3.36 Setting method for pulse width HL continuously measurement mode of timer	
		2-63
Fig.	2.3.37 Example of peripheral circuit	.2-64
Fig.	2.3.38 Operation timing when ringing pulse is input	2-64
Fig.	2.3.39 Example of control procedure (1)	2-65
Fig.	2.3.40 Example of control procedure (2)	2-66
	2.4.1 Memory assignment of timers 1, 2, 3 relevant registers	
_	2.4.2 Structure of timer i (i = 1 to 3)	
Fig.	2.4.3 Structure of timer 123 mode register	2-70
	2.4.4 Setting method for timers 1, 2, 3	
	2.4.5 Control procedure example of timers 1, 2, 3	
	2.5.1 Memory assignment of serial I/O1 relevant registers	
	2.5.2 Structure of port P4 direction register	
	2.5.3 Structure of serial I/O1 control register	
_	2.5.4 Structure of UART control register	
_	2.5.5 Structure of serial I/O1 status register	
	2.5.6 Structure of transmit/receive buffer register	
	2.5.7 Structure of baud rate generator	
	2.5.8 Clock synchronous serial I/O of serial I/O1 setting method (at transmit) (1)	
_	2.5.9 Clock synchronous serial I/O of serial I/O1 setting method (at transmit) (2)	
_	2.5.10 Clock synchronous serial I/O of serial I/O1 setting method (at receive) (1)	
_	2.5.11 Clock synchronous serial I/O of serial I/O1 setting method (at receive) (2)	
_	2.5.12 Example of connections (clock synchronous serial I/O mode of serial I/O1).	
_	2.5.13 Example of control procedure	
Fig.	2.5.14 UART of serial I/O1 setting method (at transmit) (1)	2-88
_	2.5.15 UART of serial I/O1 setting method (at transmit) (2)	
_	2.5.16 UART of serial I/O1 setting method (at receive) (1)	
_	2.5.17 UART of serial I/O1 setting method (at receive) (2)	
_	2.5.18 Example of connections (clock asynchronous serial I/O mode of serial I/O1)	
_	2.5.19 Example of control procedure	
_	2.5.20 Sequence of setting serial I/O1 control register again	
Fig.	2.5.21 Memory assignment of serial I/O2 relevant registers	2-97
_	2.5.22 Structure of port P7 direction register	
	2.5.23 Structure of serial I/O2 control register	
	2.5.24 Structure of serial I/O2 register	
	2.5.25 Serial I/O2 setting method (at transmit) (1)	
	2.5.26 Serial I/O2 setting method (at transmit) (2)	
_	2.5.27 Serial I/O2 setting method (at receive) (1)	
_	2.5.28 Serial I/O2 setting method (at receive) (2)	
	2.5.29 Peripheral circuit example	
_	2.5.30 Timing in write mode	
_	2.5.31 Control procedure example (1)	

Fig.	2.5.32 Control procedure example (2)	.2-107
Fig.	2.5.33 Timing in read mode	. 2-108
Fig.	2.5.34 Control procedure example (1)	.2-109
	2.5.35 Control procedure example (2)	
Fig.	2.5.36 Memory assignment of serial I/O3 relevant registers	. 2-112
Fig.	2.5.37 Structure of port P8 direction register	. 2-113
Fig.	2.5.38 Structure of serial I/O3 register/transfer counter	.2-114
Fig.	2.5.39 Structure of serial I/O3 control register 1	.2-115
Fig.	2.5.40 Structure of serial I/O3 control register 2	.2-116
Fig.	2.5.41 Structure of serial I/O3 control register 3	.2-117
Fig.	2.5.42 Structure of serial I/O3 automatic transfer data pointer	.2-118
Fig.	2.5.43 8-bit serial I/O mode setting method (1)	.2-119
Fig.	2.5.44 8-bit serial I/O mode setting method (2)	. 2-120
Fig.	2.5.45 Automatic transfer serial I/O mode setting method (1)	. 2-122
Fig.	2.5.46 Automatic transfer serial I/O mode setting method (2)	.2-123
Fig.	2.5.47 Automatic transfer serial I/O mode setting method (3)	. 2-124
Fig.	2.5.48 Peripheral circuit example	. 2-125
Fig.	2.5.49 Timing diagram	.2-125
Fig.	2.5.50 Control procedure example (1)	.2-126
Fig.	2.5.51 Control procedure example (2)	.2-127
Fig.	2.5.52 Arbitrary bit serial I/O mode setting method (1)	. 2-128
Fig.	2.5.53 Arbitrary bit serial I/O mode setting method (2)	. 2-129
Fig.	2.5.54 Arbitrary bit serial I/O mode setting method (3)	. 2-130
Fig.	2.5.55 Peripheral circuit example	.2-131
Fig.	2.5.56 Timing diagram	.2-131
Fig.	2.5.57 Control procedure example (1)	.2-132
Fig.	2.5.58 Control procedure example (2)	.2-133
Fig.	2.6.1 Memory assignment of A-D converter and D-A converter relevant registers.	. 2-136
Fig.	2.6.2 Structure of port Pi direction register (i = 6 to 8)	.2-137
Fig.	2.6.3 Structure of A-D control register	.2-138
Fig.	2.6.4 Structure of A-D/D-A conversion register	. 2-139
Fig.	2.6.5 A-D converter setting method (1)	. 2-140
Fig.	2.6.6 A-D converter setting method (2)	. 2-141
	2.6.7 Peripheral circuit example	
Fig.	2.6.8 Control procedure example (1)	. 2-143
Fig.	2.6.9 Control procedure example (2)	. 2-144
Fig.	2.6.10 D-A converter setting method	. 2-145
Fig.	2.6.11 Speaker output example	. 2-146
Fig.	2.6.12 Peripheral circuit example	. 2-146
Fig.	2.6.13 Control procedure example (1)	.2-147
Fig.	2.6.14 Control procedure example (2)	.2-148
Fig.	2.7.1 Memory assignment of watchdog timer relevant register	.2-150
Fig.	2.7.2 Structure of watchdog timer control register	. 2-151
Fig.	2.7.3 Connection of watchdog timer and setting of division ratio	. 2-152
Fig.	2.7.4 Control procedure example	.2-153
Fig.	2.8.1 Example of power-on reset circuit	. 2-155
Fig.	2.8.2 RAM back-up system example	. 2-155
Fig.	2.9.1 Structure of CPU mode register	.2-157
Fig.	2.9.2 Switch method from high-/middle-/double-speed mode to low-speed mode	. 2-158
Fig.	2.9.3 Switch method from low-speed mode to high-/middle-speed mode	. 2-159
Fia	2.9.4 Change method from low-speed mode to double-speed mode	2-159

	ig. 2.9.5 Return method by interrupt (at STP instruction execution)	
	ig. 2.9.6 Return method by interrupt (at WIT instruction execution)	
	ig. 2.9.7 Peripheral circuit example	
	ig. 2.9.8 State transition at power stoppage	
	ig. 2.9.9 Control procedure example	
	ig. 2.9.10 Structure of timer counter	
	ig. 2.9.11 Control procedure example	
	ig. 2.9.12 Program example	
FI	ig. 2.10.1 Application circuit example to low-speed LAN bus	2-167
СНА	PTER 3. APPENDIX	
Fi	ig. 3.1.1 Circuit for measuring output switching characteristics	3-9
Fi	ig. 3.1.2 Timing diagram (in single-chip mode)	3-10
Fi	ig. 3.2.1 Icc - Vcc characteristics (in double-speed mode)	3-11
Fi	ig. 3.2.2 lcc - Vcc characteristics (in high-speed mode)	3-11
	ig. 3.2.3 lcc - Vcc characteristics (in low-speed mode)	
	ig. 3.2.4 Icc - f(X _{IN}) characteristics (in double-speed mode)	
	ig. 3.2.5 lcc - f(X _{IN}) characteristics (in high-speed mode)	
	ig. 3.2.6 Programmable I/O port (CMOS output) P-channel side Іон – Vон characte	
	ig. 3.2.7 Programmable I/O port (CMOS output) N-channel side I_{OL} – V_{OL} character	
FI	ig. 3.2.8 Programmable I/O port (CMOS output) I _{IL} – V _I characteristics when conne	• .
- :	up transistor	
	ig. 3.2.9 A-D conversion standard characteristics	
	ig. 3.2.10 D-A conversion standard characteristicsig. 3.3.1 Sequence of switch detection edge	
	ig. 3.3.2 Sequence of check of interrupt request bit	
	ig. 3.3.3 Example of writing data to interrupt source discrimination register	
	ig. 3.3.4 Structure of interrupt control register 2	
	ig. 3.3.5 Sequence of setting serial I/O1 control register again	
	ig. 3.3.6 Program example	
	ig. 3.3.7 Initialization of processor status register	
	ig. 3.3.8 Sequence of PLP instruction execution	
	ig. 3.3.9 Stack memory contents after PHP instruction execution	
	ig. 3.3.10 Status flag at decimal calculations	
	ig. 3.3.11 Programming and testing of One Time PROM version	
	ig. 3.4.1 Wiring for the RESET pin	
	ig. 3.4.2 Wiring for clock I/O pins	
	ig. 3.4.3 Wiring for the VPP pin of the One Time PROM and the EPROM version.	
Fi	ig. 3.4.4 Bypass capacitor across the Vss line and the Vcc line	3-38
	ig. 3.4.5 Analog signal line and a resistor and a capacitor	
Fi	ig. 3.4.6 Wiring for a large current signal line	3-39
Fi	ig. 3.4.7 Wiring to a signal line where potentional levels change frequently	3-40
Fi	ig. 3.4.8 Vss pattern on the underside of an oscillator	3-40
	ig. 3.4.9 Setup for I/O ports	
	ig. 3.4.10 Watchdog timer by software	
	ig. 3.5.1 Structure of port Pi (i = 0 to 9)	
	ig. 3.5.2 Structure of port Pi direction register (i = 0 to 8)	
Fi	ig. 3.5.3 Structure of serial I/O3 register/transfer counter	3-44

3.5.4	Structure o	of s	serial I/O3 control register 1	. 3-45
3.5.7	Structure o	of s	serial I/O3 automatic transfer data pointer	. 3-47
3.5.8	Structure o	of t	ransmit/receive buffer register	. 3-48
3.5.9	Structure o	of s	serial I/O1 status register	. 3-48
3.5.10	Structure	of	serial I/O1 control register	. 3-49
3.5.13	Structure	of	serial I/O2 control register	. 3-51
3.5.14	Structure	of	watchdog timer control register	. 3-52
3.5.15	Structure	of	serial I/O2 register	. 3-52
3.5.16	Structure	of	timer X (low-order, high-order)	. 3-53
3.5.17	Structure	of	timer Y (low-oeder. high-oeder)	. 3-54
3.5.18	Structure	of	timer i (i = 1 to 3)	. 3-55
3.5.19	Structure	of	timer X mode register	. 3-56
3.5.20	Structure	of	timer Y mode register	. 3-57
3.5.21	Structure	of	timer 123 mode register	. 3-58
3.5.22	Structure	of	communication mode register	. 3-59
3.5.23	Structure	of	transmit control register	. 3-59
3.5.24	Structure	of	transmit status register	. 3-60
3.5.25	Structure	of	receive control register	. 3-60
3.5.26	Structure	of	receive status register	. 3-61
3.5.27	Structure	of	bus interrupt source discrimination control register	. 3-62
3.5.28	Structure	of	control field selection register	. 3-63
3.5.29	Structure	of	control field register	. 3-63
3.5.30	Structure	of	transmit/receive FIFO	. 3-64
3.5.32	Structure	of	A-D control register	. 3-65
3.5.33	Structure	of	A-D/D-A conversion register	. 3-66
3.5.34	Structure	of	interrupt source discrimination register 2	. 3-67
3.5.35	Structure	of	interrupt source discrimination control register 2	. 3-67
3.5.36	Structure	of	interrupt source discrimination register 1	. 3-68
3.5.37	Structure	of	interrupt source discrimination control register 1	. 3-69
3.5.38	Structure	of	interrupt edge selection register	. 3-69
3.5.39	Structure	of	CPU mode register	. 3-70
			•	
			·	
			·	
	3.5.5 \$\frac{3}{3}.5.6 \$\frac{3}{3}.5.7 \$\frac{3}{3}.5.8 \$\frac{3}{3}.5.10 \$\frac{3}{3}.5.12 \$\frac{3}{3}.5.15 \$\frac{3}{3}.5.15 \$\frac{3}{3}.5.16 \$\frac{3}{3}.5.15 \$\frac{3}{3}.5.20 \$\frac{3}{3}.5.21 \$\frac{3}{3}.5.22 \$\frac{3}{3}.5.22 \$\frac{3}{3}.5.25 \$\frac{3}{3}.5.26 \$\frac{3}{3}.5.26 \$\frac{3}{3}.5.36 \$\frac{3}{3}.5.31 \$\frac{3}{3}.5.32 \$\frac{3}{3}.5.36 \$\frac{3}{3}.5.40 \$\frac{3}{3}.5.40 \$\frac{3}{3}.5.42 \$\frac{3}	3.5.5 Structure of 3.5.6 Structure of 3.5.7 Structure of 3.5.8 Structure of 3.5.8 Structure of 3.5.9 Structure of 3.5.10 Structure of 3.5.11 Structure of 3.5.12 Structure of 3.5.13 Structure of 3.5.14 Structure of 3.5.15 Structure of 3.5.16 Structure of 3.5.17 Structure of 3.5.18 Structure of 3.5.19 Structure of 3.5.20 Structure of 3.5.21 Structure of 3.5.22 Structure of 3.5.23 Structure of 3.5.24 Structure of 3.5.25 Structure of 3.5.26 Structure of 3.5.27 Structure of 3.5.28 Structure of 3.5.29 Structure of 3.5.30 Structure of 3.5.31 Structure of 3.5.31 Structure of 3.5.32 Structure of 3.5.33 Structure of 3.5.34 Structure of 3.5.35 Structure of 3.5.35 Structure of 3.5.36 Structure of 3.5.37 Structure of 3.5.38 Structure of 3.5.39 Structure of 3.5.39 Structure of 3.5.39 Structure of 3.5.39 Structure of 3.5.30 Structure of 3.5.30 Structure of 3.5.30 Structure of 3.5.31 Structure of 3.5.32 Structure of 3.5.33 Structure of 3.5.34 Structure of 3.5.35 Struc	3.5.5 Structure of silonomic silonom	3.5.4 Structure of serial I/O3 control register 1 3.5.5 Structure of serial I/O3 control register 2 3.5.6 Structure of serial I/O3 automatic transfer data pointer 3.5.7 Structure of serial I/O1 automatic transfer data pointer 3.5.8 Structure of serial I/O1 status register 3.5.9 Structure of serial I/O1 control register 3.5.10 Structure of serial I/O1 control register 3.5.11 Structure of UART control register 3.5.12 Structure of baud rate generator 3.5.13 Structure of serial I/O2 control register 3.5.14 Structure of serial I/O2 register 3.5.15 Structure of serial I/O2 register 3.5.16 Structure of serial I/O2 register 3.5.17 Structure of timer X (low-order, high-order) 3.5.18 Structure of timer Y (low-oeder, high-oeder) 3.5.19 Structure of timer Y (low-oeder, high-oeder) 3.5.19 Structure of timer Y mode register 3.5.20 Structure of timer Y mode register 3.5.21 Structure of timer Y mode register 3.5.22 Structure of transmit control register 3.5.23 Structure of transmit control register 3.5.24 Structure of transmit status register 3.5.25 Structure of receive control register 3.5.26 Structure of receive status register 3.5.27 Structure of publication mode register 3.5.28 Structure of control field selection register 3.5.29 Structure of control field selection register 3.5.29 Structure of control field selection register 3.5.29 Structure of control field register 3.5.29 Structure of control field register 3.5.30 Structure of transmit/receive FIFO 3.5.31 Structure of PULL UP register 3.5.33 Structure of interrupt source discrimination control register 2 3.5.35 Structure of interrupt source discrimination control register 2 3.5.36 Structure of interrupt source discrimination control register 2 3.5.37 Structure of interrupt source discrimination control register 2 3.5.38 Structure of interrupt source discrimination control register 2 3.5.37 Structure of interrupt source discrimination control register 1 3.5.38 Structure of interrupt request register 1 3.5.43 Structure of interrupt control register 2

List of tables

CHAPTER 1. HARDWARE
Table 1 Pin description (1)
CHAPTER 2. APPLICATION Table 2.1.1 Pins which pull-up is controlled by software
Table 2.1.2 Termination of unused pins
CHAPTER 3. APPENDIX
Table 3.1.1 Absolute maximum ratings
Table 3.1.2 Recommended operating conditions3-2
Table 3.1.3 Recommended operating conditions (1)
Table 3.1.4 Recommended operating conditions (2) (when ROM/PROM size is 60 Kbytes)
Table 3.1.5 Electrical characteristics
Table 3.1.6 Electrical characteristics
Table 3.1.7 A-D converter characteristics
Table 3.1.8 D-A converter characteristics
Table 3.1.9 Timing requirements
Table 3.1.10 Switching characteristics
Table 3.3.1 Clock switch combination3-29

CHAPTER 1

HARDWARE

DESCRIPTION FEATURES APPLICATION PIN CONFIGURATION **FUNCTIONAL BLOCK** PIN DESCRIPTION PART NUMBERING **GROUP EXPANSION FUNCTIONAL DESCRIPTION** NOTES ON PROGRAMMING DATA REQUIRED FOR MASK **ORDERS** DATA REQUIRED FOR ROM WRITING **ORDERS** ROM PROGRAMMING METHOD FUNCTIONAL DESCRIPTION SUPPLEMENT

DESCRIPTION/FEATURES/APPLICATION

DESCRIPTION

The 3874 group includes data link layer communication control circuit, A-D converters, D-A converter, automatic data transfer serial I/O, UART, and watchdog timer etc.

The various microcomputers in the 3874 group include variations of internal memory size and packaging. For details, refer to the section on part numbering.

For details on availability of microcomputers in the 3874 group, refer to the section on group expansion.

FEATURES

FEATURES
●Basic machine-language instructions71
●Minimum instruction execution time 0.32 μs
(at 6.4 MHz oscillation frequency, in double-speed mode)
●Memory size
ROM 16 K to 60 K bytes
RAM 1024 to 2048 bytes
● Programmable input/output ports
●Input port1
●Interrupts
(Interrupt source discrimination register exists, included key in-
put interrupt)
●Timer 1, timer 2, timer 3
●Timer X, timer Y

● Serial I/O1 8-bit X 1 (UART or Clock-synchronized)
● Serial I/O2 8-bit X 1(Clock-synchronized)
●Serial I/O3
(Clock-synchronized automatic data transfer/arbitrary bit trans-
fer function available)
●A-D converter 8-bit X 8 channels
●D-A converter 8-bit X 1 channel
Data link layer communication control circuit
●Clock generating circuit
(connect to external ceramic resonator or quartz-crystal oscillator)
●Watchdog timer
●Power source voltage
●Power dissipation
In double-speed mode90 mW
In high-speed mode60 mW
(at 32 kHz oscillation frequency, at 5 V power source voltage)
In low-speed mode
(at 32 kHz oscillation frequency, at 3 V power source voltage)
●Operating temperature range40 to 85 °C
(Extended operating temperature version and automotive ver-
sion)

APPLICATION

Automotive comfort control for audio system, air conditioning etc., automotive body electronics control, household appliances, and other consumer applications, etc.

PIN CONFIGURATION




Fig. 1 M38747MCT-XXXGP pin configuration




Fig. 2 M38749EFFS pin configuration

FUNCTIONAL BLOCK




Fig. 3 Functional block diagram

PIN DESCRIPTION

PIN DESCRIPTION

Table 1 Pin description (1)

Pin	Name	Functions	Function except a port function				
Vcc, Vss	Power source input	•Apply voltage of 3.0 V – 5.5 V to Vcc, and 0 V to Vss.					
VREF	Reference voltage input	Reference voltage input pin for A-D and D-A converters.					
AVss	Analog power source input	•Analog power source input pin for A-D and D-A converte •Connect to Vss.	•Analog power source input pin for A-D and D-A converters. •Connect to Vss				
RESET	Reset input	•Reset input pin for active "L."					
REGET		•Input and output pins for the clock generating circuit.					
XIN	Clock input	Connect a ceramic resonator or quartz-crystal oscillator the oscillation frequency.	between the XIN and XOUT pins to set				
Хоит	Clock output	•When an external clock is used, connect the clock sou pin open.	·				
		•Feedback resistor is built in between XIN pin and XOUT	pin.				
P00-P07	I/O port P0	•8-bit CMOS I/O port.					
P10-P17	I/O port P1	●I/O direction register allows each pin to be individually p					
P20-P27	I/O port P2	•CMOS compatible input level.	•Key-on wake-up interrupt input pins				
P30-P37	I/O port P3	•CMOS 3-state output structure.					
P40/XCOUT, P41/XCIN		•8-bit I/O port with the same function as port P0. •CMOS compatible input level. •CMOS 3-state output structure.	Sub-clock generating circuit I/O pins connect a resonator. (This circuit cannot be operated by an external clock.)				
P42/INT1, P43/INT2	I/O port P4		•Interrupt input pins				
P44/RXD, P45/TXD, P46/SCLK1, P47/SRDY1			Serial I/O1 function pins				
Р50/Тоит		•8-bit I/O port with the same function as port P0.	•Timer 2 output pin				
P51/INT3- P53/INT5		CMOS compatible input level. CMOS 3-state output structure.	•Interrupt input pins				
P54/CNTR0, P55/CNTR1	I/O port P5	Single State Super Structure.	•Timer X, timer Y function pins •Interrupt input pins				
P56/RTP0, P57/RTP1			•Real time port function pins				

PIN DESCRIPTION

Table 2 Pin description (2)

Pin	Name	Functions	
			Function except a port function
		•8-bit I/O port with the same function as port P0.	•A-D converter input pins
P60/AN0- P67/AN7	I/O port P6	CMOS compatible input level.	
PO//AIN/		CMOS 3-state output structure.	
P70/SIN2,		•8-bit I/O port with the same function as port P0.	•Serial I/O2 function pins
P71/SOUT2,		CMOS compatible input level.	
P72/SCLK2		•CMOS 3-state output structure.	
P73, P74	I/O port P7		
P75/BUSOUT, P76/BUSIN			•Data link layer communication control pins
P77/ADT			•A-D trigger input pin
P80/DA		•8-bit I/O port with the same function as port P0.	•D-A converter output pin
P81			
P82/SOUT3, P83/SIN3, P84/SCLK3, P85/SRDY3	I/O nort P8		•Serial I/O3 function pins
P86/SBUSY3, P87/SSTB3			
DO=/INITo	Innut nort DO	•1-bit input port.	•Interrupt input pin
P97/INT ₀	Input port P9	CMOS compatible input level.	

PART NUMBERING

PART NUMBERING




Fig. 4 Part numbering




Fig. 5 Main clock input oscillation frequency in double-speed mode

GROUP EXPANSION

GROUP EXPANSION (Extended operating temperature version)

The 3874 group (extended operating temperature version) is designed for automotive comfort and amusement control such as audio, air-conditioner etc., household appliances, and other consumer applications.

Mitsubishi plans to expand the 3874 group (extended operating temperature version) as follows:

Memory Type

Support for mask ROM, One Time PROM, and EPROM versions

Memory Size

ROM/PROM size	. 48 K to 60 K bytes
RAM size	1024 to 2048 bytes

Packages

80P6S-A	0.65 mm-pitch plastic molded QFP
80D0	0.8 mm-pitch ceramic LCC (EPROM version)




Fig. 6 Memory expansion plan (Extended operating temperature version)

Currently planning products are listed below.

Table 3 Support products

As of August 1998

* * * * * * * * * * * * * * * * * * * *				
Product name	(P) ROM size (bytes) ROM size for User in ()	RAM size (bytes)	Package	Remarks
M38749EFDGP			80P6S-A	One Time PROM version (blank)
M38749EFFS	61440 (61310)	2048	80D0	EPROM version (for software development, operating temperature = -20 to 85 °C)
M38749MFF			80P6S-A	
M38747MCF	49152 (49022)	1024	00F03-A	Mask ROM version

GROUP EXPANSION

GROUP EXPANSION (Automotive version)

The 3874 group (automotive version) is designed for automotive body electronics control.

Mitsubishi plans to expand the 3874 group (automotive version) as follows:

Memory Type

Support for mask ROM and One Time PROM versions

Memory Size ROM/PROM size 16 K to 60 K bytes RAM size 1024 to 2048 bytes Packages 80P6S-A 0.65 mm-pitch plastic molded QFP




Fig. 7 Memory expansion plan (Automotive correspondence version)

Currently planning products are listed below.

Table 4 Support products

As of August 1998

Product name	(P) ROM size (bytes) ROM size for User in ()	RAM size (bytes)	Package	Remarks	
M38749EFT	61440 (61310)	2048		One Time PROM version	
M38747MCT	49152 (49022)				
M38747M8T	32768 (32638)	4004	80P6S-A	Mark BOM comics	
M38747M6T	24576 (24446)	1024		Mask ROM version	
M38747M4T	16384 (16254)				

FUNCTIONAL DESCRIPTION

FUNCTIONAL DESCRIPTION CENTRAL PROCESSING UNIT (CPU)

The 3874 group uses the standard 740 Family instruction set. Refer to the table of 740 Family addressing modes and machine instructions or the 740 Family Software Manual for details on the instruction set.

Machine-resident 740 Family instructions are as follows:

The FST and SLW instructions cannot be used.

The STP, WIT, MUL, and DIV instructions can be used.

[Accumulator (A)]

The accumulator is an 8-bit register. Data operations such as data transfer, etc., are executed mainly through the accumulator.

[Index Register X (X)]

The index register X is an 8-bit register. In the index addressing modes, the value of the OPERAND is added to the contents of register X and specifies the real address.

[Index Register Y (Y)]

The index register Y is an 8-bit register. In partial instruction, the value of the OPERAND is added to the contents of register Y and specifies the real address.

[Stack Pointer (S)]

The stack pointer is an 8-bit register used during subroutine calls and interrupts. This register indicates start address of stored area (stack) for storing registers during subroutine calls and interrupts. The low-order 8 bits of the stack address are determined by the contents of the stack pointer. The high-order 8 bits of the stack address are determined by the stack page selection bit. If the stack page selection bit is "0", the high-order 8 bits becomes "0016". If the stack page selection bit is "1", the high-order 8 bits becomes "0116".

The operations of pushing register contents onto the stack and popping them from the stack are shown in Figure 9.

Store registers other than those described in Figure 9 with program when the user needs them during interrupts or subroutine calls.

[Program Counter (PC)]

The program counter is a 16-bit counter consisting of two 8-bit registers PCH and PCL. It is used to indicate the address of the next instruction to be executed.




Fig. 8 740 Family CPU register structure




Fig. 9 Register push and pop at interrupt generation and subroutine call

Table 5 Push and pop instructions of accumulator or processor status register

	Push instruction to stack	Pop instruction from stack
Accumulator	PHA	PLA
Processor status register	PHP	PLP

FUNCTIONAL DESCRIPTION

[Processor status register (PS)]

The processor status register is an 8-bit register consisting of 5 flags which indicate the status of the processor after an arithmetic operation and 3 flags which decide MCU operation. Branch operations can be performed by testing the Carry (C) flag , Zero (Z) flag, Overflow (V) flag, or the Negative (N) flag. In decimal mode, the Z, V, N flags are not valid.

•Bit 0: Carry flag (C)

The C flag contains a carry or borrow generated by the arithmetic logic unit (ALU) immediately after an arithmetic operation. It can also be changed by a shift or rotate instruction.

•Bit 1: Zero flag (Z)

The Z flag is set if the result of an immediate arithmetic operation or a data transfer is "0", and cleared if the result is anything other than "0".

•Bit 2: Interrupt disable flag (I)

The I flag disables all interrupts except for the interrupt generated by the BRK instruction.

Interrupts are disabled when the I flag is "1".

•Bit 3: Decimal mode flag (D)

The D flag determines whether additions and subtractions are executed in binary or decimal. Binary arithmetic is executed when this flag is "0"; decimal arithmetic is executed when it is "1". Decimal correction is automatic in decimal mode. Only the ADC and SBC instructions can be used for decimal arithmetic.

•Bit 4: Break flag (B)

The B flag is used to indicate that the current interrupt was generated by the BRK instruction. The BRK flag in the processor status register is always "0". When the BRK instruction is used to generate an interrupt, the processor status register is pushed onto the stack with the break flag set to "1".

•Bit 5: Index X mode flag (T)

When the T flag is "0", arithmetic operations are performed between accumulator and memory. When the T flag is "1", direct arithmetic operations and direct data transfers are enabled between memory locations.

•Bit 6: Overflow flag (V)

The V flag is used during the addition or subtraction of one byte of signed data. It is set if the result exceeds +127 to -128. When the BIT instruction is executed, bit 6 of the memory location operated on by the BIT instruction is stored in the overflow flag.

•Bit 7: Negative flag (N)

The N flag is set if the result of an arithmetic operation or data transfer is negative. When the BIT instruction is executed, bit 7 of the memory location operated on by the BIT instruction is stored in the negative flag.

Table 6 Set and clear instructions of each bit of processor status register

	C flag	Z flag	I flag	D flag	B flag	T flag	V flag	N flag
Set instruction	SEC	-	SEI	SED	-	SET	_	-
Clear instruction	CLC	ı	CLI	CLD	ı	CLT	CLV	-

The central processing unit (CPU) has the six registers. Figure 10 shows the structure of the CPU mode register.

[CPU Mode Register (CPUM)] 003B16

The CPU mode register contains the stack page selection bit and the internal system clock selection bit etc.

The CPU mode register is allocated at address 003B16.




Fig. 10 Structure of CPU mode register

FUNCTIONAL DESCRIPTION

MEMORY

Special Function Register (SFR) Area

The Special Function Register area in the zero page contains control registers such as I/O ports and timers.

RAM

RAM is used for data storage and for stack area of subroutine calls and interrupts.

ROM

The first 128 bytes and the last 2 bytes of ROM are reserved for device testing and the rest is user area for storing programs.

Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

Zero Page

Access to this area with only 2 bytes is possible in the zero page addressing mode.

Special Page

Access to this area with only 2 bytes is possible in the special page addressing mode.




Fig. 11 Memory map diagram

000016	Port P0 (P0)	002016	Timer X (low-order) (TXL)
000116	Port P0 direction register (P0D)	002116	Timer X (high-order) (TXH)
000216	Port P1 (P1)	002216	Timer Y (low-order) (TYL)
000316	Port P1 direction register (P1D)	002316	Timer Y (high-order) (TYH)
000416	Port P2 (P2)	002416	Timer 1 (T1)
000516	Port P2 direction register (P2D)	002516	Timer 2 (T2)
000616	Port P3 (P3)	002616	Timer 3 (T3)
000716	Port P3 direction register (P3D)	002716	Timer X mode register (TXM)
000816	Port P4 (P4)	002816	Timer Y mode register (TYM)
000916	Port P4 direction register (P4D)	002916	Timer 123 mode register (T123M)
000A16	Port P5 (P5)	002A ₁₆	Communication mode register (BUSM)
000B16	Port P5 direction register (P5D)	002B ₁₆	Transmit control register (TXDCON)
000C16	Port P6 (P6)	002C ₁₆	Transmit status register (TXDSTS)
000D16	Port P6 direction register (P6D)	002D ₁₆	Receive control register (RXDCON)
000E16	Port P7 (P7)	002E ₁₆	Receive status register (RXDSTS)
000F16	Port P7 direction register (P7D)	002F ₁₆	Bus interrupt source discrimination control register (BICONE
001016	Port P8 (P8)	003016	Control field selection register (CFSEL)
001116	Port P8 direction register (P8D)	003116	Control field register (CF)
001216	Port P9 (P9)	003216	Transmit/Receive FIFO (TRFIFO)
001316	Serial I/O3 register/Transfer counter (SIO3)	003316	PULL UP register (PULLU)
001416	Serial I/O3 control register 1 (SIO3CON1)	003416	A-D control register (ADCON)
001516	Serial I/O3 control register 2 (SIO3CON2)	003516	A-D/D-A conversion register (AD)
001616	Serial I/O3 control register 3 (SIO3CON3)	003616	Interrupt source discrimination register 2 (IREQD2)
001716	Serial I/O3 automatic transfer data pointer (SIO3DP)	003716	Interrupt source discrimination control register 2 (ICOND2)
001816	Transmit/Receive buffer register (TB/RB)	003816	Interrupt source discrimination register 1 (IREQD1)
001916	Serial I/O1 status register (SIO1STS)	003916	Interrupt source discrimination control register 1 (ICOND1)
001A ₁₆	Serial I/O1 control register (SIO1CON)	003A16	Interrupt edge selection register (INTEDGE)
001B ₁₆	UART control register (UARTCON)	003B ₁₆	CPU mode register (CPUM)
001C ₁₆	Baud rate generator (BRG)	003C ₁₆	Interrupt request register 1 (IREQ1)
001D ₁₆	Serial I/O2 control register (SIO2CON)	003D ₁₆	Interrupt request register 2 (IREQ2)
001E ₁₆	Watchdog timer control register (WDTCON)	003E ₁₆	Interrupt control register 1 (ICON1)
001F ₁₆	Serial I/O2 register (SIO2)	003F ₁₆	Interrupt control register 2 (ICON2)

Fig. 12 Memory map of special function register (SFR)

FUNCTIONAL DESCRIPTION

I/O PORTS

The I/O ports P0–P8 have direction registers which determine the input/output direction of each individual pin. Each bit in a direction register corresponds to one pin, and each pin can be set to be input port or output port.

When "0" is written to the bit corresponding to a pin, that pin becomes an input pin. When "1" is written to that bit, that pin becomes an output pin.

If data is read from a pin which is set to output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

Table 7 I/O port function (1)

Pin	Name	Input/Output	I/O Structure	Non-Port Function	Related SFRs	Ref.No.
P00-P07	Port P0	Input/output, individual bits	•CMOS compatible input level •CMOS 3-state output			(1)
P10-P17	Port P1	Input/output, individual bits	•CMOS compatible input level •CMOS 3-state output			
P20-P27	Port P2	Input/output, individual bits	•CMOS compatible input level •CMOS 3-state output	•Key input (key-on wake-up) interrupt input	•PULL UP register	(2)
P30-P37	Port P3	Input/output, individual bits	•CMOS compatible input level •CMOS 3-state output		•CPU mode register	(1)
P40/XCOUT	Port P4	Input/output, individual bits	•CMOS compatible input level •CMOS 3-state output	•Sub-clock generating circuit I/O	•CPU mode register	(3)
P41/XCIN						(4)
P42/INT1, P43/INT2				•External interrupt input	•Interrupt edge selection register	(5)
P44/RxD				•Serial I/O1 function I/O	Serial I/O1 control register Serial I/O1 status register UART control register PULL UP register	(6)
P45/TxD						(7)
P46/SCLK1						(8)
P47/SRDY1						(9)
Р50/Тоит	Port P5	Input/output, individual bits	•CMOS compatible input level •CMOS 3-state output	•Timer 2 output	•Timer 123 mode register	(10)
P51/INT3, P52/INT4, P53/INT5				•External interrupt input	•Interrupt edge selection register	(5)
P54/CNTR0				•Timer X function I/O	•Timer X mode register	(11)
P55/CNTR1				•Timer Y function I/O	•Timer Y mode register	(12)
P56/RTP0				•Real time port function output	•Timer X mode register	(13)
P57/RTP1				•Real time port function output	•Timer Y mode register	
P60/AN0- P67/AN7	Port P6	Input/output, individual bits	•CMOS compatible input level •CMOS 3-state output	•A-D converter input	•A-D control register	(14)

FUNCTIONAL DESCRIPTION

Table 8 I/O port function (2)

Pin	Name	Input/Output	I/O Function	Non-Port Function	Related SFRs	Ref.No.
P70/SIN2		Input/output,	•CMOS compatible input level •CMOS 3-state output	•Serial I/O2 function I/O	•Serial I/O2 control reg-	(15)
P71/SOUT2		individual bits			ister •PULL UP register	(16)
P72/SCLK2						(17)
P73,P74						(1)
P75/BUSOUT				•Data link layer commu-	•Communication mode	(18)
P76/BUSIN				nication control I/O	register •Transmit control register	(19)
					•Transmit status register	
					•Receive control register	
					•Receive status register	
					 Bus interrupt source discrimination control register 	
					•Control field selection register	
					Control field register	
P77/ADT				•A-D trigger input	•Transmit/Receive FIFO	(20)
P80/DA	Port P8	Input/output, individual bits	•CMOS compatible input level •CMOS 3-state output	•D-A function output	•A-D control register	(21)
P81						(1)
P82/Sout3				•Serial I/O3 function I/O	•A-D control register	(22)
P83/SIN3					Serial I/O3 register/ Transfer counter	(23)
P84/SCLK3					•Serial I/O3 control register 1	(24)
P85/SRDY3						(25)
P86/SBUSY3					•Serial I/O3 control reg-	(26)
P87/SSTB3					ister 2 •Serial I/O3 control register 3	(27)
					•Serial I/O3 automatic	
P97/INT0	Port P9	Input	•CMOS compatible input level	•External interrupt input	transfer data pointer •Interrupt edge selection register	(28)

Note: Make sure that the input level at each pin is either 0 V or Vcc during execution of the STP instruction.

When an input level is at an intermediate potential, a current will flow from Vcc to Vss through the input-stage gate.

FUNCTIONAL DESCRIPTION

Pull-up Control

P20–P27, TxD, SCLK1, SOUT2, and SCLK2 can perform pull-up control by setting "1" to the PULL UP register (address 003316). P20–P27's pull-up is valid in the input mode, and TxD, SCLK1, SOUT2, and SCLK2S' pull-up is valid in the output mode.




Fig. 13 Structure of PULL UP register




Fig. 14 Port block diagram (1)




Fig. 15 Port block diagram (2)




Fig. 16 Port block diagram (3)




Fig. 17 Port block diagram (4)




Fig. 18 Port block diagram (5)




Fig. 19 Port block diagram (6)

INTERRUPTS

Interrupts occur by 27 sources: 10 external, 16 internal, and 1 software.

Interrupt Control

Each interrupt is controlled by an interrupt request bit, an interrupt enable bit, and the interrupt disable flag except for the software interrupt set by the BRK instruction. An interrupt occurs if the corresponding interrupt request and enable bits are "1" and the interrupt disable flag is "0".

Interrupt enable bits can be set or cleared by software.

Interrupt request bits can be cleared by software, but cannot be set by software.

The BRK instruction cannot be disabled with any flag or bit. The I (interrupt disable) flag disables all interrupts except the BRK instruction interrupt.

The interrupt control circuit consists of two types of interrupts: "one factor/one vector interrupt" and "multiple factors/one vector interrupt". The configuration is shown in Figure 20.

Interrupt Operation

When an interrupt occurs, the following operations are automatically performed:

- The contents of the program counter and the processor status register are pushed onto the stack.
- 2. The interrupt disable flag is set and the corresponding interrupt request bit for each vector is cleared. (The corresponding interrupt request bit for each interrupt factor is not cleared.)
- 3. The interrupt jump destination address of interrupt which has the highest priority is loaded to the program counter.

Interrupt Factor Discrimination

The interrupt request bit for each vector of "multiple factors/one vector interrupt" is set to "1" when the interrupt disable flag (I) is "0" and one of the factor interrupt enable bits is "1" and the corresponding factor interrupt request bit changes from "0" to "1". At this time, if the vector interrupt enable bit is "1", the interrupt occurs. (Note that the interrupt request bit for each vector and the factor interrupt request bit are both edge sense.)

When 2 or more interrupt requests of interrupt factors assigned to one interrupt vector are generated at the same time, confirm the interrupt request bits for each interrupt factor assigned to the vector, and process according to the priority.

If the interrupt request bit for the interrupt factor is "1" and the interrupt enable bits for interrupt factor and each vector are both "1"; for example, when an interrupt of another interrupt factor assigned to the same vector occurs while an interrupt processing routine is executed, the interrupt occurs again after returning. Clear the interrupt request bits which are not necessary or which have been already processed before executing the interrupt flag clear (CLI) or interrupt processing routine return (RTI) instruction.

The interrupt request bits for each interrupt factor are not cleared by hardware after an interrupt vector address branching. Clear these bits by software in the interrupt processing routine. Use the LDM, STA, etc. instructions to do it. Do not use the read-modify-write instruction; for example, the CLB.

■ Notes

When the active edge of an external interrupt (INT0–INT5, CNTR0, CNTR1) is set, the corresponding interrupt request bit may also be set. Therefore, take following sequence:

- (1) Disable the external interrupt which is selected.
- (2) Change the active edge in interrupt edge selection register (in case of CNTR₀: Timer X mode register; in case of CNTR₁: Timer Y mode register).
- (3) Clear the set interrupt request bit to "0".
- (4) Enable the external interrupt which is selected.

FUNCTIONAL DESCRIPTION

Table 9 Interrupt vector addresses and priority

Interrupt Sources	Priority	Vector Addresses (Note 1)		Interrupt Request	Remarks
		High	Low	Generating Conditions	
Reset (Note 2)	1	FFFD16	FFFC16	At reset	Non-maskable
INT ₀	2	FFFB16	FFFA16	At detection of either rising or falling edge of INTo input	External interrupt (active edge selectable)
INT ₁	3	FFF916	FFF816	At detection of either rising or falling edge of INT1 input	External interrupt (active edge selectable)
Receive bus interrupt source 1	4	FFF716	FFF616	When receive bus interrupt source 1 request bit becomes "1" from "0"	The condition which the receive bus interrupt factor request bit becomes "1" is defined according
Receive bus interrupt source 2				When receive bus interrupt source 2 request bit becomes "1" from "0"	to each communication protocol specification confirmation.
Receive bus interrupt source 3				When receive bus interrupt source 3 request bit becomes "1" from "0"	
Transmit bus interrupt source 1	5	FFF516	FFF416	When transmit bus interrupt source 1 request bit becomes "1" from "0"	The condition which the transmit bus interrupt factor request bit becomes "1" is defined according
Transmit bus interrupt source 2				When transmit bus interrupt source 2 request bit becomes "1" from "0"	to each communication protocol specification confirmation.
Transmit bus interrupt source 3		_		When transmit bus interrupt source 3 request bit becomes "1" from "0"	
Timer X	6	FFF316	FFF216	At timer X underflow	
Timer Y	7	FFF116	FFF016	At timer Y underflow	
Timer 2	8	FFEF16	FFEE16	At timer 2 underflow	
Timer 3	9	FFED16	FFEC16	At timer 3 underflow	
INT2	10	FFEB16	FFEA ₁₆	At detection of either rising or falling edge of INT2 input	External interrupt (active edge selectable)
Serial I/O3 interrupt	11	FFE916	FFE816	At completion of serial I/O3 data transmission/reception	Valid only when serial I/O3 is selected
CNTR ₀				At detection of either rising or falling edge of CNTR ₀ input	External interrupt (active edge selectable)
CNTR1	12	FFE716	FFE616	At detection of either rising or falling edge of CNTR1 input	External interrupt (active edge selectable)
Timer 1	13	FFE516	FFE416	At timer 1 underflow	
INT3	14	FFE316	FFE216	At detection of either rising or falling edge of INT3 input	External interrupt (active edge selectable)
INT4				At detection of either rising or falling edge of INT4 input	External interrupt (active edge selectable)
INT5				At detection of either rising or falling edge of INTs input	External interrupt (active edge selectable)
ADT	15	FFE116	FFE016	At falling of ADT pin input	Valid only when ADT interrupt is selected External interrupt (falling valid)
A-D converter				At completion of A-D converter	Valid only when A-D converter interrupt is selected
Serial I/O2 interrupt				At completion of serial I/O2 data transmission/reception	Valid only when serial I/O2 is selected
Key input (key- on wake-up)	16	FFDF16	FFDE16	At falling of port P20 to P27 (at input) input logical level AND	External interrupt (falling valid)
Serial I/O1 receive				At completion of serial I/O1 data reception	Valid only when serial I/O1 is selected
Serial I/O1 transmit				At completion of serial I/O1 transmission shift or when transmission buffer is empty	Valid only when serial I/O1 is selected
BRK instruction	17	FFDD16	FFDC16	At BRK instruction execution	Non-maskable software interrupt

Notes 1: Vector addresses contain interrupt jump destination addresses.

^{2:} Reset function in the same way as an interrupt with the highest priority.
3: Either ADT interrupt or A-D converter interrupt can be used. Both ADT interrupt and A-D converter interrupt cannot be used.




Fig. 20 Interrupt control diagram

FUNCTIONAL DESCRIPTION

Timing to Interrupt Request Acceptance

The cycle number of internal system clock required from occurrence to acceptance of an interrupt request depends on the type of interrupt: "multiple factors/one vector" or "one factor/one vector".

For "one factor/one vector interrupt", the CPU starts processing the management after interrupt acceptance at the next instruction execution timing (rising edge of SYNC signal) immediately after the interrupt request is generated. For "multiple factors/one vector interrupt", the CPU starts processing the management after interrupt acceptance at the second instruction execution timing (rising edge of SYNC signal) after the interrupt request for interrupt source discrimination is generated. In other words, "multiple factors/one vector interrupt" required one instruction execution cycle number (2 to 16 cycles of internal system clock) more than that of "one factor/one vector interrupt" to begin the interrupt sequence. Figure 20 shows the interrupt control diagram and Figure 21 shows the timing from occurrence to acceptance of interrupt request.

For "one factor/one vector interrupt", the interrupt request is generated at Timing (A) and the processing after acceptance begins at Timing (B). For "multiple factors/one vector interrupt", the interrupt factor determination request is generated at Timing (C), the interrupt request is generated at Timing (D), and the processing after acceptance begins at Timing (E).




Fig. 21 Timing from occurrence to acceptance of interrupt




Fig. 22 Structure of interrupt-related registers

Key Input Interrupt

A Key input interrupt request is generated by applying "L" level to any pin of port P2 that have been set to input mode. In other words, it is generated when AND of input level goes from "1" to "0".

An example of using a key input interrupt is shown in Figure 23, where an interrupt request is generated by pressing one of the keys consisted as an active-low key matrix which inputs to ports P20–P24.




Fig. 23 Connection example when using key input interrupt and port P2 block diagram

FUNCTIONAL DESCRIPTION

TIMERS

The 3874 group has five timers: timer X, timer Y, timer 1, timer 2, and timer 3. Timer X and timer Y are 16-bit timers, and timer 1, timer 2, and timer 3 are 8-bit timers.

All timers are down count timers. When the timer reaches "0016" or "000016", an underflow occurs at the next count pulse and the corresponding timer latch is reloaded into the timer and the count is continued. When a timer underflows, the interrupt request bit cor-

responding to that timer is set to "1".

Read and write operation on 16-bit timer must be performed for both high and low-order bytes. When reading a 16-bit timer, read the high-order byte first. When writing to a 16-bit timer, write the low-order byte first. The 16-bit timer cannot perform the correct operation when reading during the write operation, or when writing during the read operation.




Fig. 24 Timer block diagram

Timer X

Timer X is a 16-bit timer that can be selected in one of four modes and can be controlled the timer X write and the real time port by setting the timer X mode register.

(1) Timer Mode

The timer counts f(XIN)/16 (or f(XCIN)/16 in system clock $\phi = XCIN/2$).

(2) Pulse Output Mode

Each time the timer underflows, a signal output from the CNTR0 pin is inverted. Except for this, the operation in pulse output mode is the same as in timer mode. When using a timer in this mode, set the direction register of corresponding port to output mode.

(3) Event Counter Mode

The timer counts signals input through the CNTR₀ pin.

Except for this, the operation in event counter mode is the same as in timer mode.

(4) Pulse Width Measurement Mode

The count source is f(XIN)/16 (or f(XCIN)/16 in system clock $\phi = XCIN/2$. If CNTR0 active edge switch bit is "0", the timer counts while the input signal of CNTR0 pin is at "H". If it is "1", the timer counts while the input signal of CNTR0 pin is at "L".

■ Notes

● Timer X write control

If the timer X write control bit is "1", when the value is written in the address of timer X, the value is loaded only in the latch. The value in the latch is loaded in timer X after timer X underflows.

If the timer X write control bit is "0", when the value is written in the address of timer X, the value is loaded in the timer X and the latch at the same time.

When the value is to be written in latch only, if the value is written to the latch at timer X underflows, the value is consequently loaded in the timer X and the latch at the same time. Unexpected value may be set in the high-order counter when the writing in high-order latch and the underflow of timer X are performed at the same timing.

● CNTR₀ interrupt active edge selection

CNTRo interrupt active edge depends on the CNTRo active edge switch bit.

Real time port control

Data for the real time port are output from ports P56 and P57 each time the timer X underflows. (However, if the real time port control bit is changed from "0" to "1", data are output independent of the timer X operation.) When the data for the real time port is changed while the real time port function is valid, the changed data are output at the next underflow of timer X.

Before using this function, set the corresponding port direction registers to output mode.




Fig. 25 Structure of timer X mode register

FUNCTIONAL DESCRIPTION

Timer Y

Timer Y is a 16-bit timer that can be selected in one of four modes.

(1) Timer Mode

The timer counts f(XIN)/16 (or f(XCIN)/16 in system clock ϕ = XCIN/ 2).

(2) Period Measurement Mode

CNTR1 interrupt request is generated at rising/falling edge of CNTR1 pin input signal. Simultaneously, the value in timer Y latch is reloaded in timer Y and timer Y continues counting down. Except for the above-mentioned, the operation in period measurement mode is the same as in timer mode.

The timer value just before the reloading at rising/falling of CNTR1 pin input signal is retained until the timer Y is read once after the reload.

The rising/falling timing of CNTR1 pin input signal is found by CNTR1 interrupt.

(3) Event Counter Mode

The timer counts signals input through the CNTR1 pin.

Except for this, the operation in event counter mode is the same as in timer mode.

(4) Pulse Width HL Continuously Measurement Mode

CNTR1 interrupt request is generated at both rising and falling edges of CNTR1 pin input signal. Except for this, the operation in pulse width HL continuously measurement mode is the same as in period measurement mode.

■ Note

● CNTR1 interrupt active edge selection

CNTR1 interrupt active edge depends on the CNTR1 active edge switch bit. However, in pulse width HL continuously measurement mode, CNTR1 interrupt request is generated at both rising and falling edges of CNTR1 pin input signal regardless of the setting of CNTR1 active edge switch bit.




Fig. 26 Structure of timer Y mode register

Timer 1, Timer 2, Timer 3

Timer 1, timer 2, and timer 3 are 8-bit timers. The count source for each timer can be selected by timer 123 mode register.

■ Timer 2 write control

When the timer 2 write control bit is "1", and the value is written in the address of timer 2, the value is loaded only in the latch. The value in the latch is loaded in timer 2 after timer 2 underflows.

When the timer 2 write control bit is "0", and the value is written in the address of timer 2, the value is loaded in the timer 2 and the latch at the same time.

● Timer 2 output control

An inversion signal from TOUT pin is output each time timer 2 underflows.

In this case, set the port P50 direction register to the output mode.

■ Note

• Timer 1 to timer 3

When the count source of timer 1 to 3 is changed, the timer counting value may be changed large because a thin pulse is generated in count input of timer. If timer 1 output is selected as the count source of timer 2 or timer 3, when timer 1 is written, the counting value of timer 2 or timer 3 may be changed large because a thin pulse is generated in timer 1 output.

Therefore, set the value of timer in the order of timer 1, timer 2 and timer 3 after the count source selection of timer 1 to 3.




Fig. 27 Structure of timer 123 mode register

SERIAL I/O Serial I/O1

Serial I/O can be used as either clock synchronous or asynchronous (UART) serial I/O. A dedicated timer (baud rate generator) is also provided for baud rate generation.

(1) Clock Synchronous Serial I/O1 Mode

Clock synchronous serial I/O1 mode can be selected by setting the serial I/O1 mode selection bit (b6) of the serial I/O1 control register to "1".

For clock synchronous serial I/O1, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the transmit/receive buffer register (address 001816).




Fig. 28 Block diagram of clock synchronous serial I/O




Fig. 29 Operation of clock synchronous serial I/O1 function

(2) Asynchronous Serial I/O (UART) Mode

Clock asynchronous serial I/O mode (UART) can be selected by clearing the serial I/O1 mode selection bit (b6) of the serial I/O1 control register to "0".

Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical.

The transmit and receive shift registers each have a buffer regis-

ter, but the two buffers have the same address in memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer, and receive data is read from the receive buffer.

The transmit buffer can also hold the next data to be transmitted, and the receive buffer register can hold a character while the next character is being received.




Fig. 30 Block diagram of UART serial I/O1




Fig. 31 Operation of UART serial I/O function

FUNCTIONAL DESCRIPTION

[Transmit Buffer/Receive Buffer Register (TB/RB)] 001816

The transmit buffer register and the receive buffer register are located at the same address. The transmit buffer register is write-only and the receive buffer register is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer register is "0".

[Serial I/O1 Status Register (SIO1STS)] 001916

The read-only serial I/O1 status register consists of seven flags (bits 0 to 6) which indicate the operating status of the serial I/O function and various errors.

Three of the flags (bits 4 to 6) are valid only in UART mode.

The receive buffer full flag (bit 1) is cleared to "0" when the receive buffer is read.

If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer register, and the receive buffer full flag is set. A write to the serial I/O1 status register clears all the error flags OE, PE, FE, and SE (bit 3 to bit 6, respectively). Writing "0" to the serial I/O1 enable bit (bit 7) of the Serial I/O1 control register also clears all the status flags, including the error flags.

All bits of the serial I/O1 status register are initialized to "0" at reset, but if the transmit enable bit (bit 4) of the serial I/O1 control register has been set to "1", the transmit shift register shift completion flag (bit 2) and the transmit buffer empty flag (bit 0) become "1"

[Serial I/O1 Control Register (SIO1CON)] 001A₁₆

The serial I/O1 control register contains eight control bits for the serial I/O1 function.

[UART Control Register (UARTCON)] 001B16

The UART control register consists of four control bits (bits 0 to 3) which are valid when asynchronous serial I/O is selected and set the data format of a data transfer. One bit in this register (bit 4) is always valid and sets the output structure of the P45/TxD pin and P46/SCLK1 pin.

[Baud Rate Generator (BRG)] 001C16

The baud rate generator determines the baud rate for serial transfer.

The baud rate generator divides the frequency of the count source by 1/(n + 1), where n is the value written to the baud rate generator.




Fig. 32 Structure of serial I/O1 control register

FUNCTIONAL DESCRIPTION

Serial I/O2

The Serial I/O2 function can be used only for clock synchronous serial I/O.

For clock synchronous serial I/O2, the transmitter and the receiver must use the same clock. When the internal clock is used, transfer is started by a write signal to the serial I/O2 register.

[Serial I/O2 Control Register (SIO2CON)] 001D₁₆

The serial I/O2 control register contains 8 bits which control various serial I/O functions.




Fig. 33 Structure of serial I/O2 control register




Fig. 34 Block diagram of serial I/O2

●Serial I/O2 operation

When writing to the serial I/O2 register (001F16), the serial I/O2 counter is set to "7".

After the write is completed, data is output from the SOUT2 pin each time the transfer clock goes from "H" to "L". In addition, each time the transfer clock goes from "L" to "H", the contents of the serial I/O2 register are shifted by 1 bit data is simultaneously received from the SIN2 pin.

When selecting an internal clock as the transfer clock source, the serial I/O2 counter goes to "0" by counting the transfer clock 8 times, and the transfer clock stops at "H", and the interrupt request bit is set to "1". In addition, the SOUT2 pin becomes the high-impedance state after the completion of data transfer. (Bit 7 of the serial I/O2 control register does not go to "1" and only the SOUT2 pin becomes the high-impedance state.)

When selecting an external clock as the transfer clock source, the interrupt request bit is set when counting the transfer clock 8 times. However, the transfer clock does not stop, so that control the clock externally. The Sout2 pin does not become the high-impedance state after completion of data transmit.

In order to set the Soutz pin to the high-impedance state when selecting an external clock, set "1" to bit 7 of the serial I/O2 control register after completion of data transmit. Also, make sure that Sclk2 is at "H" for this process. When the next data is transmitted (falling of transfer clock), bit 7 of the serial I/O2 control register goes to "0" and the Soutz pin goes to an active state.




Fig. 35 Serial I/O2 timing (LSB first)

FUNCTIONAL DESCRIPTION

Serial I/O3

Serial I/O3 has the following modes: 8-bit serial I/O, arbitrary bits from 1 to 256 serial I/O, up to 256-byte auto-transfer serial I/O. The 8-bit serial I/O transfers through serial I/O3 register (address 001316). The arbitrary bits and auto-transfer serial I/O modes transfer through the 256-byte serial I/O3 auto-transfer RAM (addresses 020016 to 02FF16).

The P85/SRDY3, P86/SBUSY3, and P87/SSTB3 pins all have the handshake input/output signal function and can perform active logic high/low selection.




Fig. 36 Block diagram of serial I/O3




Fig. 37 Structure of serial I/O3 control registers 1 and 2

FUNCTIONAL DESCRIPTION

●Serial I/O3 operation

An internal or external synchronous clock can be selected as the serial transfer synchronous clock by the serial I/O3 synchronous clock selection bits of the serial I/O3 control register 1.

Since the internal synchronous clock has its own built-in divider, 8 types of clocks can be selected by the serial I/O3 internal synchronous clock selection bits of the serial I/O3 control register 3.

Either I/O port or handshake I/O signal function can be selected for the P85/SRDY3, P86/SBUSY3, and P87/SSTB3 pins by the serial I/O3 synchronous clock selection bits (P87/SSTB3 pin control bits) of the serial I/O3 control register 1 or the P85/SRDY3•P86/SBUSY3 pin control bits of the serial I/O3 control register 2.

CMOS output or N-channel open-drain output can be selected for the SCLK3 and SOUT3 output pins by the P82/SOUT3 • P84/SCLK3 P-channel output disable bit of the serial I/O3 control register 2.

The SOUT3 output control bit of the serial I/O3 control register 2 can be used to select the status of the SOUT3 pin when serial data is not transferred; either output active or high-impedance. However, when selecting an external synchronous clock, the SOUT3 pin can go to the high-impedance status by setting the SOUT3 output control bit to "1" when SCLK3 input is at "H" after transfer completion. When the next serial transfer begins and SCLK3 goes to "L", the SOUT3 output control bit is automatically reset to "0" and goes to an output active status.

Regardless of selecting an internal or external synchronous clock, the serial transfer has both a full duplex mode as well as a transmit-only mode. These modes are set by the transfer mode selection bit of serial I/O3 control register 1.

LSB first or MSB first can be selected for the input/output order of the serial transfer bit string by the serial I/O3 transfer direction selection bit of serial I/O3 control register 1.

In order to use serial I/O3, the following process must be followed after all of the above set have been completed: First, select any one of 8-bit serial I/O, arbitrary bit serial I/O, or automaric transfer serial I/O by setting the serial transfer selection bits of the serial I/O 3 control register 1. Then, enable the serial I/O by setting the serial I/O initialization bit of the serial I/O3 control register 1 to "1". Whether using an internal or external synchronous clock, set the serial I/O initialization bit to "0" when terminating a serial transfer during the transmission.




Fig. 38 Structure of serial I/O3 control register 3

(1) 8-bit serial I/O mode

Address 001316 is the serial I/O3 register. When selecting an internal synchronous clock, serial transfer of the 8-bit serial I/O starts by the write signal to the serial I/O3 register (address 001316).

The serial transfer status flag of the serial I/O3 control register 2 indicates the serial I/O3 register status. The flag is set to "1" by a serial I/O3 register write, which triggers a transfer start. After the 8-bit transfer is completed, the flag is reset to "0" and a serial I/O3 interrupt request occurs simultaneously.

When an external synchronous clock is selected, the contents of the serial I/O3 register are continually shifted while the transfer clock inputs to SCLK3. In this case, control the clock externally.

(2) Automatic transfer serial I/O mode

Since read and write to the serial I/O3 register are controlled by the serial I/O3 automatic transfer controller, address 001316 functions as the transfer counter (in byte units).

In order to make a serial transfer through the serial I/O3 automatic transfer RAM (addresses 020016 to 02FF16), it is necessary to set the serial I/O3 automatic transfer data pointer before transferring data. The automatic transfer data pointer set bits indicate the low-order 8 bits of the start data stored address. The automatic transfer RAM transmit/receive address select bit can divide the 256-byte serial I/O3 automatic transfer RAM into two areas: 128-byte transmit data area and 128-byte receive data area.

When an internal synchronous clock is selected and any of the following conditions apply, the transfer interval between each 1-byte data can be set by the automatic transfer interval set bits of the serial I/O3 control register 3:

- 1. The handshake signal is not used.
- 2. The handshake signal's SRDY3 output, SBUSY3 output, and SSTB3 output are used independently.
- 3. The handshake signal's output is used in groups: SRDY3/SSTB3 output or SBUSY3/SSTB3.

There are 32 values among 2 and 33 cycles of the transfer clock. When the automatic transfer interval setting is valid and SBUSY3 output is used, and the SBUSY3 and SSTB3 output function as sig-

nal for each transfer data set by the SBUSY3 output•SSTB3 output function selection bit, there is the transfer interval before the first data is transmitted/received, as well as after the last data is transmitted/received. When using SSTB3 output, regardless of the contents of the SBUSY3 output • SSTB3 output function selection bit, this transfer interval become 2 cycles longer than the value set for each 1-byte data. In addition, when using the combined output of SBUSY3 and SSTB3 as the signal for each transfer data set, the transfer interval after completion of transmission/receipt of the last data become 2 cycles longer than the set value.

When selecting an external synchronous clock, the automatic transfer interval cannot be set.

After all of the above bit settings have been completed, and an internal synchronous clock has been selected, serial automatic transfer starts when the value of the number of transfer bytes, decremented by 1, is written to the transfer counter (address 001316). When an external synchronous clock is selected, write the value of the transfer bytes, decremented by 1, to the transfer counter, and input the transfer clock to SCLK3 after 5 or more cycles of internal clock $\phi.$

Set the transfer interval of each 1-byte data transmission to 5 or more cycles of the internal clock ϕ after the rising edge of the last bit of a 1-byte data.

Regardless of internal or external synchronous clock, the automatic transfer data pointer and transfer counter are both decremented after receipt of each 1-byte data is completed and it is written to the automatic transfer RAM. The serial transfer status flag is set to "1" by writing to the transfer counter which triggers the start of transmission. After the last data is written to the automatic transfer RAM, the serial transfer status flag is set to "0" and a serial I/O3 interrupt request occurs simultaneously.

The write values of the automatic transfer data pointer set bits and the automatic transfer interval set bits are kept in the latch. As a transfer counter write occurs, each value is transferred to its corresponding decrement counter.




Fig. 39 Structure of serial I/O3 automatic transfer data pointer

FUNCTIONAL DESCRIPTION

(3) Arbitrary bit serial I/O mode

Since read and write of the serial I/O3 register are controlled by the serial I/O3 automatic transfer controller, address 001316 functions as the transfer counter (in byte units).

After the serial I/O3 automatic transfer data pointer and automatic transfer interval set bits have been set, and an internal synchronous clock selected, serial automatic transfer starts when the value of the number of transfer bits decremented by 1 is written to the transfer counter (address 001316), just as in the automatic transfer serial I/O. When selecting an external synchronous clock, write the value of the transfer bits decremented by 1 to the transfer counter, then input the transfer clock to SCLK3 after 5 or more cycles of internal clock ϕ . The transfer interval after each 8-bit data transfer must be 5 or more cycles of internal clock ϕ after the rising edge of the last bit of the 8-bit data.

When selecting an internal synchronous clock, the automatic transfer interval can be specified regardless of the contents of the selected handshake signal.

In this case, when the automatic transfer interval setting is valid and SBUSY3 output is used there are the transfer interval before the first data is transmitted/received, as well as after the last data is transmitted/received just as in the automatic transfer serial I/O mode. When using SSTB3 output, this transfer interval become 2 cycles longer than the value set for each 8-bit data. In addition, when using the combined output of SBUSY3 and SSTB3, the transfer interval after completion of transmission/receipt of the last data become 2 cycles longer than the set value.

When selecting an external synchronous clock, the automatic transfer interval cannot be specified.

Regardless of internal or external synchronous clock, the automatic transfer data pointer is decremented after each 8-bit data is received and then written to the auto-transfer RAM. The transfer counter is decremented with the transfer clock. The serial transfer status flag is set to "1" by writing to the transfer counter which triggers the start of transmission. After the last data is written to the automatic transfer RAM, the serial transfer status flag is set to "0" and a serial I/O3 interrupt request occurs simultaneously.

The write values of the automatic transfer data pointer set bits and the automatic transfer interval set bits are kept in the latch. As a transfer counter write occurs, each value is transferred to its corresponding decrement counter.

If the last data does not fill 8 bits, the receive data stored in the serial I/O3 automatic transfer RAM become the closest MSB odd bit if the transfer direction select bit is set to LSB first, or the closest LSB odd bit if the transfer direction select bit is set to MSB first.




Fig. 40 Automatic transfer serial I/O operation




Fig. 41 Arbitrary bit serial I/O operation

FUNCTIONAL DESCRIPTION

Handshake Signal

● SSTB3 output signal

The SSTB3 output is a signal to inform an end of transmission/reception to the serial transfer destination . The SSTB3 output signal can be used only when the internal synchronous clock is selected. In the initial status, that is, in the status in which the serial I/O initialization bit (b4) is reset to "0", the SSTB3 output goes to "L", and the $\overline{\text{SSTB3}}$ output goes to "H".

At the end of transmit/receive operation, when the data of the serial I/O3 register is all output from SOUT3, pulses which are the SSTB3 output of "H" and the \$\overline{SSTB3}\$ output of "L" are output in the period of 1 cycle of the transfer clock. After that, each pulse is returned to the initial status in which \$STB3\$ output goes to "L" and the \$\overline{SSTB3}\$ output goes to "H".

Furthermore, after 1 cycle, the serial transfer status flag (b5) is reset to "0".

In the automatic transfer serial I/O mode, whether making the SSTB3 output active at an end of each 1-byte data or after completion of transfer of all data can be selected by the SBUSY3 output • SSTB3 output function selection bit (b4 of address 001516) of serial I/O3 control register 2.




Fig. 42 SSTB3 output operation

● SBUSY3 input signal

The SBUSY3 input is a signal which receives a request for a stop of transmission/reception from the serial transfer destination.

When the internal synchronous clock is selected, input an "H" level signal into the Sbusy3 input and an "L" level signal into the $\overline{\text{Sbusy3}}$ input in the initial status in which transfer is stopped.

When starting a transmit/receive operation, input an "L" level signal into the Sbusy3 input and an "H" level signal into the $\overline{\text{Sbusy3}}$ input in the period of 1.5 cycles or more of the transfer clock. Then, transfer clocks are output from the Sclk3 output.

When an "H" level signal is input into the SBUSY3 input and an "L" level signal into the SBUSY3 input after a transmit/receive operation is started, this transmit/receive operation are not stopped immediately and the transfer clocks from the SCLK3 output are not stopped until the specified number of bits is transmitted and received.

The handshake unit of the 8-bit serial I/O is 8 bits and that of the arbitrary bit serial I/O is the bit number adding "1" to the set value to the transfer counter, and that of the automatic transfer serial I/O is 8 bits.




Fig. 43 SBUSY3 input operation (internal synchronous clock)

When the external synchronous clock is selected, input an "H" level signal into the Sbusy3 input and an "L" level signal into the Sbusy3 input in the initial status in which transfer is stopped. At this time, the transfer clocks to be input in Sclk3 become invalid. During serial transfer, the transfer clocks to be input in Sclk3 become valid, enabling a transmit/receive operation, while an "L" level signal is input into the Sbusy3 input and an "H" level signal is input into the $\overline{\mbox{Sbusy3}}$ input.

When changing the input values in to the Sbusy3 input and the $\overline{\text{Sbusy3}}$ input in these operations, change them while the Sclk3 input is in a high state.

When the high impedance of the SOUT3 output is selected by the SOUT3 output control bit (b6), the SOUT3 output becomes active, enabling serial transfer by inputting a transfer clock to SCLK3, while an "L" level signal is input into the SBUSY3 input and an "H" level signal is input into the SBUSY3 input.




Fig. 44 SBUSY3 input operation (external synchronous clock)

● SBUSY3 output signal

The SBUSY3 output is a signal which requests a stop of transmission/reception to the serial transfer destination. In the automatic transfer serial I/O mode, regardless of the internal or external synchronous clock, whether making the SBUSY3 output active at transfer of each 1-byte data or during transfer of all data can be selected by the SBUSY3 output • SSTB3 output function selection bit (b4).

In the initial status, that is, the status in which the serial I/O initialization bit (b4) is reset to "0", the SBUSY3 output goes to "H" and the $\overline{\text{SBUSY3}}$ output goes to "L".

When the internal synchronous clock is selected, in the 8-bit serial I/O mode and the automatic transfer serial I/O mode (SBUSY3 output function outputs in 1-byte units), the SBUSY3 output goes to "L" and the SBUSY3 output goes to "H" before 0.5 cycle (transfer clock) of the timing at which the transfer clock from the SCLK3 output goes to "L" at a start of transmit/receive operation.

In the automatic transfer serial I/O mode (the SBUSY3 output function outputs all transfer data), the SBUSY3 output goes to "L" and the $\overline{\text{SBUSY3}}$ output goes to "H" when the first transmit data is written into the serial I/O3 register (address 001316).

When the external synchronous clock is selected, the SBUSY3 out-

put goes to "L" and the SBUSY3 output goes to "H" when transmit data is written into the serial I/O3 register to start a transmit operation, regardless of the serial I/O transfer mode.

At termination of transmit/receive operation, the SBUSY3 output returns to "H" and the $\overline{\text{SBUSY3}}$ output returns to "L", the initial status, when the serial transfer status flag is set to "0", regardless of selecting the internal or external synchronous clock.

Furthermore, in the automatic transfer serial I/O mode (SBUSY3 output function outputs in 1-byte units), the SBUSY3 output goes to "H" and the SBUSY3 output goes to "L" each time 1-byte of receive data is written into the automatic transfer RAM.




Fig. 45 SBUSY3 output operation (internal synchronous clock, 8-bit serial I/O)




Fig. 46 SBUSY3 output operation (external synchronous clock, 8-bit serial I/O)




Fig. 47 SBUSY3 output operation in automatic transfer serial I/O mode (internal synchronous clock, SBUSY3 output function outputs each 1-byte)

FUNCTIONAL DESCRIPTION

● SRDY3 output signal

The SRDY3 output is a transmit/receive enable signal which informs the serial transfer destination that transmit/receive is ready. In the initial status, that is, when the serial I/O initialization bit (b4) is reset to "0", the SRDY3 output goes to "L" and the \$\overline{SRDY3}\$ output goes to "H". After transmitted data is stored in the serial I/O3 register (address 001316) and a transmit/receive operation becomes ready, the \$\overline{SRDY3}\$ output goes to "H" and the \$\overline{SRDY3}\$ output goes to "L". When a transmit/receive operation is started and the transfer clock goes to "L", the \$\overline{SRDY3}\$ output goes to "L" and the \$\overline{SRDY3}\$ output goes to "H".

● SRDY3 input signal

The SRDY3 input signal becomes valid only when the SRDY3 input and the SBUSY3 output are used. The SRDY3 input is a signal for receiving a transmit/receive ready completion signal from the serial transfer destination.

When the internal synchronous clock is selected, input a low level signal into the SRDY3 input and a high level signal into the $\overline{\text{SRDY3}}$ input in the initial status in which the transfer is stopped.

When an "H" level signal is input into the SRDY3 input and an "L" level signal is input into the \$\overline{SRDY3}\$ input for a period of 1.5 cycles or more of transfer clock, transfer clocks are output from the SCLK3 output and a transmit/receive operation is started.

After the transmit/receive operation is started and an "L" level signal is input into the SRDY3 input and an "H" level signal into the SRDY3 input, this operation cannot be immediately stopped.

After the specified number of bits are transmitted and received, the transfer clocks from the SCLK3 output is stopped. The handshake unit of the 8-bit serial I/O and that of the automatic transfer serial I/O are of 8 bits. That of the arbitrary bit serial I/O is the bit number adding "1" to the set value to the transfer counter.

When the external synchronous clock is selected, the SRDY3 input becomes one of the triggers to output the SBUSY3 signal.

To start a transmit/receive operation (SBUSY3 output to "L", SBUSY3 output to "H"), input an "H" level signal into the SRDY3 input and an "L" level signal into the SRDY3 input, and also write transmit data into the serial I/O3 register.




Fig. 48 SBUSY3 output operation in arbitrary bit serial I/O mode (internal synchronous clock)




Fig. 49 SRDY3 output operation




Fig. 50 SRDY3 input operation (internal synchronous clock)




Fig. 51 Handshake operation at serial I/O3 mutual connecting (1)




Fig. 52 Handshake operation at serial I/O3 mutual connecting (2)

FUNCTIONAL DESCRIPTION

DATA LINK LAYER COMMUNICATION CONTROL CIRCUIT

The 3874 Group has a built-in data link layer communication control circuit.

This data link layer communication control circuit is applicable for multi-master serial bus communication control used only with data lines through an external driver/receiver.

The data link layer communication control circuit consists of following.

- •Communication mode register (address 002A16)
- •Transmit control register (address 002B16)
- •Transmit status register (address 002C16)
- •Receive control register (address 002D16)
- •Receive status register (address 002E16)
- Bus interrupt factor discrimination control register (address 002F₁₆)
- •Control field selection register (address 003016)
- •Control field register (address 003116)
- •Transmit/Receive FIFO (address 003216)

This function is realized by hardware and firmware so that communication protocol can be partially modified according to the user's specification.

The following are the standard communication rate and functions which the data link layer communication control circuit can perform.

•Communication rate: Approx. 40 kbps

The communication rate depends on

frame or bit protocol.

•Synchronous method: Half-duplex asynchronous •Modification method: PWM method, NRZ, etc.

Communication functions:

(CSMA/CD method, etc.)

②Error detection

(parity, acknowledge, CRC, etc.)

3 Frame, data retry

The transmission signal is output from the \overline{BUSout} pin and input to the \overline{BUSin} pin.

Detailed specifications for communication protocol, bit assignment, function, etc. of each register are defined according to each communication protocol specification confirmation.




Fig. 53 Data link layer communication control circuit block example

FUNCTIONAL DESCRIPTION

[Communication Mode Register (BUSM)] 002A₁₆

The communication mode register (address 002A16) has 6 bits and consists of all the control bits for the communication mode.




Fig. 54 Structure of communication mode register

[Transmit Control Register (TXDCON)] 002B16

[Transmit Status Register (TXDSTS)] 002C16

The transmit control register (address 002B16) has 7 bits and consists of the transmit control and transmit status flags.

The transmit status register (address 002C16) has 8 bits and consists of the transmit error flag and transmit interrupt request flag.




Fig. 55 Structure of transmit control register




Fig. 56 Structure of transmit status register

[Receive control register (RXDCON)] 002D16

The receive control register has 7 bits and consists of the receive control and receive status flags.

[Receive status register (RXDSTS)] 002E16

The receive status register has 8 bits and consists of the receive error flag and receive interrupt request flags.




Fig. 57 Structure of receive control register




Fig. 58 Structure of receive status register

[Control field selection register (CFSEL)] 003016

[Control field register (CF)] 003116

The control field data select the control field selection register (address 003016) value as the pointer. The data can be confirmed

and changed by a read/write of the control field register (address 003016).

For example, when reading/writing the local address "0016," the control field selection register is set to "0016" and the control field register is read/written.




Fig. 59 Structure of control field selection register

[Bus interrupt source discrimination control register (BICOND)] 002F16

The bus interrupt source discrimination control register (address 002F₁₆) has 6 bits and controls bus-related interrupts. Refer to

the section concerning interrupts for details about priority and vector addresses.




Fig. 60 Structure of bus interrupt source discrimination control register

A-D CONVERTER [A-D/D-A Conversion Register (AD)] 003516

The A-D/D-A conversion register is a register (at reading) that contains the result of an A-D conversion. When reading this register during an A-D conversion, the previous conversion result is read.

[A-D Control Register (ADCON)] 003416

The A-D control register controls the A-D/D-A conversion process. Bits 0 to 2 of this register select specific analog input pins. Bit 3 signals the completion of an A-D conversion. The value of this bit remains at "0" during an A-D conversion, then changes to "1" when the A-D conversion is completed. Writing "0" to this bit starts the A-D conversion. When bit 5, which is the AD external trigger valid bit, is set to "1", this bit enables A-D conversion even by a falling edge of an ADT input. Set "0" (input port) to the direction register corresponding the ADT pin. Bit 6 is the interrupt source selection bit. Writing "0" to this bit, A-D converter interrupt request occurs at completion of A-D conversion. Writing "1" to this bit the interrupt request occurs at falling edge of an ADT input.

Comparison Voltage Generator

The comparison voltage generator divides the voltage between AVss and VREF by 256, and outputs the divided voltages.

Channel Selector

The channel selector selects one of the input ports P67/AN7 to P60/AN0 and inputs it to the comparator.

Comparator and Control Circuit

The comparator and control circuit compares an analog input voltage with the comparison voltage and stores the result in the A-D/D-A conversion register. When an A-D conversion is completed, the control circuit sets the AD conversion completion bit and the AD conversion interrupt request bit to "1".

Note that the comparator is constructed linked to a capacitor, so set f(XIN) to at least 500 kHz during A-D conversion. Use a CPU system clock dividing the main clock XIN.




Fig. 61 Structure of A-D control register




Fig. 62 Block diagram of A-D converter

HARDWARE

FUNCTIONAL DESCRIPTION

D-A CONVERTER

The 3874 group has an on-chip D-A converter with 8-bit resolution and 1 channel. The D-A conversion is performed by setting the value in the A-D/D-A conversion register. The result of D-A converter is output from DA pin by setting the DA output enable bit to "1". When using the D-A converter, the corresponding port direction register bit (P80/DA) should be set to "0" (input status).

The output analog voltage V is determined by the value n (base 10) in the A-D/D-A conversion register as follows:

V=VREF \times n/256 (n=0 to 255) Where VREF is the reference voltage.

At reset, the A-D/D-A conversion registers are cleared to "0016", the DA output enable bit is cleared to "0", and P80/DA pin becomes high impedance. The DA output is not buffered, so connect an external buffer when driving a low-impedance load. When using D-A converter, set 4.0 V or more to Vcc.

A-D/D-A conversion register (8) DA output enable bit R-2R resistor ladder P80/DA

Fig. 63 Block diagram of D-A converter

■ Note

When reading the A-D/D-A conversion register, the A-D conversion result is read, and the set value for D-A conversion is not read.




Fig. 64 Equivalent connection circuit of D-A converter

WATCHDOG TIMER

The watchdog timer gives a mean of returning to the reset status when a program cannot run on a normal loop (for example, because of a software run-away). The watchdog timer consists of an 8-bit watchdog timer L and a 12-bit watchdog timer H.

Watchdog Timer Initial Value

Watchdog timer L is set to "FF16" and watchdog timer H is set to "FFF16" by writing to the watchdog timer control register or at a reset. Any write instruction that causes a write signal can be used, such as the STA, LDM, CLB, etc. Data can only be written to bits 6 and 7 of the watchdog control register. Regardless of the value written to bits 0 to 5, the above-mentioned value will be set to each timer.

Watchdog Timer Operations

The watchdog timer stops at reset and a countdown is started by the writing to the watchdog timer control register. An internal reset occurs when watchdog timer H underflows. The reset is released after its release time. After the release, the program is restarted from the reset vector address. Usually, write to the watchdog timer control register by software before an underflow of the watchdog timer H. The watchdog timer does not function if the watchdog timer control register is not written to at least once.

When bit 6 of the watchdog timer control register is kept at "0", the STP instruction is enabled. When that is executed, both the clock and the watchdog timer stop. Count re-starts at the same time as the release of stop mode (Note). The watchdog timer does not stop while a WIT instruction is executed. In addition, the STP instruction is disabled by writing "1" to this bit again. When the STP instruction is executed at this time, it is processed as an undefined instruction, and an internal reset occurs. Once a "1" is written to this bit, it cannot be programmed to "0" again.

The following shows the period between the write execution to the watchdog timer control register and the underflow of watchdog timer H.

Bit 7 of the watchdog timer control register is "0":

when XCIN = 32 kHz; 524 s when XIN = 6.4 MHz; 2.6 s

Bit 7 of the watchdog timer control register is "1":

when XCIN = 32 kHz; 2 s when XIN = 6.4 MHz; 10 ms

Note: The watchdog timer continues to count even while waiting for a stop release. Therefore, make sure that watchdog timer H does not underflow during this period.




Fig. 65 Block diagram of Watchdog timer




Fig. 66 Structure of Watchdog timer control register

HARDWARE

FUNCTIONAL DESCRIPTION

RESET CIRCUIT

To reset the microcomputer, $\overline{\text{RESET}}$ pin should be held at an "L" level for 2 μs or more. Then the $\overline{\text{RESET}}$ pin is returned to an "H" level (the power source voltage should be between 3.0 V and 5.5 V, and the oscillation should be stable), reset is released. After the reset is completed, the program starts from the address contained in address FFFD16 (high-order byte) and address FFFC16 (low-order byte). Make sure that the reset input voltage is 0.6 V or less for Vcc of 3.0 V.




Fig. 67 Reset circuit example




Fig. 68 Reset sequence

2) 3)	Port P0 Port P0 direction register Port P1	000016	0016	(31)	Timer Y (low-order)	002216	FF16
3)	Ğ	_	0016	(32)	T'		
,	Port P1	0000			Timer Y (high-order)	002316	FF16
4)		000216	0016	(33)	Timer 1	002416	FF16
	Port P1 direction register	000316	0016	(34)	Timer 2	002516	0116
5)	Port P2	000416	0016	(35)	Timer 3	002616	FF16
6)	Port P2 direction register	000516	0016	(36)	Timer X mode register	002716	0016
7)	Port P3	000616	0016	(37)	Timer Y mode register	002816	0016
3)	Port P3 direction register	000716	0016	(38)	Timer 123 mode register	002916	0016
9)	Port P4	000816	0016	(39)	Communication mode register	002A ₁₆	000xxx
10)	Port P4 direction register	000916	0016	(40)	Transmit control register	002B ₁₆	2016
11)	Port P5	000A ₁₆	0016	(41)	Transmit status register	002C ₁₆	0016
12)	Port P5 direction register	000B ₁₆	0016	(42)	Receive control register	002D ₁₆	1016
13)	Port P6	000C16	0016	(43)	Receive status register	002E ₁₆	0116
14)	Port P6 direction register	000D16	0016	(44)	Bus interrupt source discrimination control register	002F ₁₆	0016
15)	Port P7	000E ₁₆	0016	(45)	Control field selection register	003016	0016
16)	Port P7 direction register	000F16	0016	(46)	PULL UP register	003316	0016
17)	Port P8	001016	0016	(47)	A-D control register	003416	0816
18)	Port P8 direction register	001116	0016	(48)	Interrupt source discrimination register 2	003616	0016
19)	Port P9	001216	K 0 0 0 0 0	(49)	Interrupt source discrimination control	003716	0016
20)	Serial I/O3 control register 1	001416	0016	(50)	register 2 Interrupt source discrimination register 1	003816	0016
21)	Serial I/O3 control register 2	001516	0016	(51)	Interrupt source discrimination control register 1	003916	0016
22)	Serial I/O3 control register 3	001616	0016	(52)	Interrupt edge selection register	003A ₁₆	0016
23)	Serial I/O3 automatic transfer data pointer	001716	0016	(53)	CPU mode register	003B ₁₆	4816
24)	Serial I/O1 status register	001916	8016	(54)	Interrupt request register 1	003C ₁₆	0016
25)	Serial I/O1 control register	001A ₁₆	0016	(55)	Interrupt request register 2	003D ₁₆	0016
26)	UART control register	001B ₁₆	E016	(56)	Interrupt control register 1	003E ₁₆	0016
27)	Serial I/O2 control register	001D ₁₆	0016	(57)	Interrupt control register 2	003F ₁₆	0016
28)	Watchdog timer control register	001E ₁₆	3F16	(58)	Processor status register	(PS)	(x x x x 1 x
29)	Timer X (low-order)	002016	FF16	(59)	Program counter	(PCH)	FFFD ₁₆ contents
- /		002116	FF16			(PCL)	FFFC ₁₆ contents

Fig. 69 Internal status at reset

HARDWARE

FUNCTIONAL DESCRIPTION

CLOCK GENERATING CIRCUIT

The 3874 group has two built-in oscillation circuits. An oscillation circuit can be formed by connecting a resonator between XIN and XOUT (XCIN and XCOUT). Use the circuit constants in accordance with the resonator manufacturer's recommended values. No external resistor is needed between XIN and XOUT since a feed-back resistor exists on-chip. However, an external feed-back resistor is needed between XCIN and XCOUT.

Immediately after power on, only the XIN oscillation circuit starts oscillating, and XCIN and XCOUT pins function as I/O ports.

Frequency Control (1) Middle-speed mode

The internal clock ϕ is the frequency of XIN divided by 8. After reset, this mode is selected.

(2) Double-speed mode

The internal clock ϕ is the frequency of XIN.

(3) High-speed mode

The internal clock ϕ is half the frequency of XIN.

(4) Low-speed mode

The internal clock ϕ is half the frequency of XCIN.

■ Note

When switching the mode between double/middle/high-speed and low-speed, stabilize both XIN and XCIN oscillations. Sufficient time is required for the sub clock to stabilize, especially immediately after power on and at returning from stop mode. When switching the mode between double/middle/high-speed and low-speed, set the frequency on condition that f(XIN) > 3f(XCIN).

It takes the cycle number mentioned below to switch between each mode (machine cycle = cycle of internal clock ϕ).

 ${\sf Double}\text{-}{\sf speed}\;{\sf mode}{\to}{\sf Except}\;{\sf double}\text{-}{\sf speed}\;{\sf mode}$

1 to 8 machine cycles

High-speed mode→Except high-speed mode

1 to 4 machine cycles

 ${\sf Middle\text{-}speed\ mode}{\rightarrow}{\sf Except\ middle\text{-}speed\ mode}$

1 machine cycle

Low-speed mode → Except low-speed mode

1 to 4 machine cycles

The 3874 group operates in the previous mode while the mode is switched.

(5) Low power dissipation mode

The low power consumption operation can be realized by stopping the main clock XIN in low-speed mode. To stop the main clock, set bit 5 of the CPU mode register to "1". When the main clock XIN is restarted (by setting the main clock stop bit to "0"), set sufficient time for oscillation to stabilize.

By clearing furthermore the XCOUT drivability selection bit (b3) of the CPU mode register to "0", low power consumption operation can be realized by reducing the drivability between XCIN and XCOUT. At reset or during STP instruction execution this bit is set to "1" and a reduced drivability that has an easy oscillation start is set. The sub-clock XCIN-XCOUT oscillating circuit can no directly input clocks that are generated externally. Accordingly, make sure to cause an external resonator to oscillate.

Oscillation Control (1) Stop mode

When the STP instruction is executed, the internal clock ϕ stops at an "H" level, and XIN and XCIN oscillators stop. The value set to the timer 1 latch and the timer 2 latch is set to timer 1 and timer 2. Either XIN or XCIN divided by 16 is input to timer 1 as count source, and the output of timer 1 is connected to timer 2. The bits of the timer 123 mode register except the timer 3 count source selection bit (b4) are cleared to "0". Set the interrupt enable bits of timer 1 and timer 2 to the disabled state ("0") before executing the STP instruction.

Oscillator restarts at reset or when an external interrupt is received, but the internal clock φ is not supplied to the CPU until timer 2 underflows. This allows time for the clock circuit oscillation to stabilize. Timer 1 latch and timer 2 latch should be set to proper values for stabilizing oscillation before executing the STP instruction.

(2) Wait mode

If the WIT instruction is executed, the internal clock ϕ stops at an "H" level. The states of XIN and XCIN are the same as the state before executing the WIT instruction. The internal clock ϕ restarts at reset or when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.




Fig. 70 Ceramic resonator circuit




Fig. 71 External clock input circuit




Fig. 72 System clock generating circuit block diagram




Fig. 73 State transitions of system clock

NOTES ON PROGRAMMING

NOTES ON PROGRAMMING Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1". After a reset, initialize flags which affect program execution. In particular, it is essential to initialize the index X mode (T) and the decimal mode (D) flags because of their effect on calculations.

Interrupts

The contents of the interrupt request bits do not change immediately after they have been written. After writing to an interrupt request register, execute at least one instruction before performing a BBC or BBS instruction.

Interrupt Source Discrimination

- Use LDM, STA, etc., instructions to clear interrupt request bits assigned to the interrupt source discrimination register 1, the interrupt source discrimination register 2, the transmit status register, or the receive status register. (Do not use read-modifywrite instructions such as CLB, SEB, etc. Use the LDM or STA instruction to clear these bits.)
- Request bits of interrupt source discrimination registers are not automatically cleared when an interrupt occurs. After an interrupt source has been discriminated, and before execution of the RTI or CLI instruction, the user must clear the bit by program. (Use the LDM or STA instruction to clear.)
- The interrupt assigned to the interrupt source discrimination registers occur 1 instruction execution later than a normal interrupt.
 The maximum timing is 16 machine cycles in the MUL, DIV instructions.

Decimal Calculations

- To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute an ADC or SBC instruction. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.
- In decimal mode, the values of the negative (N), overflow (V), and zero (Z) flags are invalid.

Timers

If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is 1/(n+1).

Multiplication and Division Instructions

- The index X mode (T) and the decimal mode (D) flags do not affect the MUL and DIV instruction.
- The execution of these instructions does not change the contents of the processor status register.

Ports

The contents of the port direction registers cannot be read. The following cannot be used:

- The data transfer instruction (LDA, etc.)
- The operation instruction when the index X mode flag (T) is "1"
- The addressing mode which uses the value of a direction register as an index
- · The bit-test instruction (BBC or BBS, etc.) to a direction register
- The read-modify-write instructions (ROR, CLB, or SEB, etc.) to a direction register.

Use instructions such as LDM and STA, etc., to set the port direction registers.

Serial I/O1

- In clock synchronous serial I/O, if the receive side is using an
 external clock and it is to output the SRDY1 signal, set the transmit enable bit, the receive enable bit, and the SRDY output
 enable bit to "1".
 - Serial I/O1 continues to output the final bit from the TxD pin after transmission is completed.
- In order to stop a transmit, set the transmit enable bit to "0" (transmit disable).
 - Do not set only the serial I/O1 enable bit to "0".
- A receive operation can be stopped by either setting the receive enable bit to "0" or the serial I/O1 enable bit to "0".
- To stop a transmit when transferring in clock synchronous serial I/O mode, set both the transmit enable bit and the receive enable bit to "0" at the same time.
- To set the serial I/O1 control register again, first set the transmit enable/receive enable bits to "0". Next, reset the transmit/receive circuits, and, finally, reset the serial I/O1 control register.
- Note when confirming the transmit shift register completion flag and controlling the data transmit after writing a transmit data to the transmit buffer. There is a delay of 0.5 to 1.5 shift clock cycles while the transmit shift register completion flag goes from "1" to "0".

HARDWARE

NOTES ON PROGRAMMING

Serial I/O3

- When writing "1" to the serial I/O initialization bit of the serial I/O3 control register 1, serial I/O3 is enabled, but each register is not initialized. Set the value of each register by program.
- A serial I/O3 interrupt request occurs when "0" is written to the serial I/O initialization bit during an operation in automatic transfer serial I/O mode. Disable the interrupt enable bit as necessary by program.

A-D Converter/D-A Converter

- The A-D/D-A conversion register functions as an A-D conversion register during a read and a D-A conversion during a write. Accordingly, the D-A conversion register set value cannot be read out.
- The comparator for A-D converter uses capacitive coupling amplifier whose charge will be lost if the clock frequency is too low.
 Therefore, make sure that f(XIN) is at least on 500 kHz during an A-D conversion.

Do not execute the STP or WIT instruction during an A-D conversion.

Instruction Execution Time

The instruction execution time is obtained by multiplying the frequency of the internal clock ϕ by the number of cycles needed to execute an instruction. The number of cycles required to execute an instruction is shown in the list of machine instructions.

The frequency of the internal clock ϕ is half of the XIN frequency.

Data Link Layer Communication Control

- The data link layer communication control circuit stops after a reset. To restart or change modes, write "00XXXXX12" to the communication mode register. Note that bits 4 and 5 are readonly bits.
- The P75/BUSOUT pin operates as a general-purpose pin after release from reset. As a general-purpose port, its input/output can be switched by the direction register.

Clock Changes

- Use the LDM, STA, etc. instructions to modify the division ratio of internal system clock φ. (Do not use read-modify-write instructions such as CLB, SEB, etc.)
- Do not modify the division ratio of the internal system clock until the mode has been changed. For details concerning the number of cycles necessary to change modes, refer to the clock section in the explanation of about function blocks.
- Use the LDM, STA, etc., instructions to clear interrupt request bits assigned to the interrupt source discrimination register 1, the interrupt source discrimination register 2, the transmit status register, or the receive status register. (Do not use read-modifywrite instructions such as CLB, SEB, etc.)
- Before executing the CLI or RTI instruction during an interrupt processing routine, use the LDM or STA instruction to clear the interrupt request bits of interrupt source discrimination registers which have completed the interrupt processing.

• If switching the mode between low-speed and double-speed, switch the mode to middle/high-speed first, and then switch the mode to double-speed by program. Do not switch the mode from low-speed to double-speed directly. 1 to 4 machine cycles are required for switching from low-speed mode to other mode. Insert "clock switch timing wait" for switching the mode to middle/high-speed, and then switch the mode to double-speed. Table 10 lists the recommended transition process for system clock switch.

Figure 74 shows the program example.

Table 10 Clock switch combination

Recommended t	ransition process
Low-speed→High-speed	Middle-speed→High-speed
Low-speed→Middle-speed	Middle-speed→Middle-speed
Double-speed→High-speed	Middle-speed→Low-speed
Double-speed→Middle-speed	High-speed→Double-speed
Double-speed→Low-speed	High-speed→Mlddle-speed
	High-speed→Low-speed

Low-speed mode → Middle/High-speed mode → Double-speed mode switch

LDM xx, CPUM •••Low-speed mode → Middle/High-speed mode switch

NOP Clock switch timing wait
(1 to 4 machine cycles are required for switching mode.)

LDM yy, CPUM •••Switch mode to double-speed

Note: CPUM = CPU mode register (address 003B16)

Fig. 74 Program example

DATA REQUIRED FOR MASK ORDERS AND ROM WRITING ORDERS / ROM PROGRAMMING METHOD

DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:

- 1.Mask ROM Order Confirmation Form
- 2.Mark Specification Form
- 3.Data to be written to ROM, in EPROM form (three identical copies)

DATA REQUIRED FOR ROM WRITING ORDERS

The following are necessary when ordering a ROM writing:

- 1.ROM Writing Confirmation Form
- 2.Mark Specification Form
- Data to be written to ROM, in EPROM form (three identical copies)

ROM PROGRAMMING METHOD

The PROM of the blank One Time PROM version is not tested or screened in the assembly process and following processes. To ensure proper operation after programming, the procedure shown in Figure 75 is recommended to verify programming.




Fig. 75 Programming and testing of One Time PROM version

HARDWARE

FUNCTIONAL DESCRIPTION SUPPLEMENT

FUNCTIONAL DESCRIPTION SUPPLEMENT

Interrupt

3874 group permits interrupts on the basis of 27 sources. The interrupt control circuit consists of "one factor/one vector interrupt" and "multiple factors/one vector interrupt."

It is vector interrupts with a fixed priority system. Accordingly, when two or more interrupt requests occur during the same sampling, the higher-priority interrupt is accepted first. This priority is determined by hardware, but various priority processing can be performed by software, using an interrupt enable bit and an interrupt disable flag. For "multiple factors/one vector interrupt," the priority in the same vector can be controlled freely by software, referring an interrupt request bit.

For interrupt sources, vector addresses and interrupt priority, refer to Table 11.

Table 11 Interrupt sources, vector addresses and interrupt priority

	Interrupt sources, vector addresses and interr		esses (Note 1)	Domayko			
Priority	Interrupt sources	High-order	Low-order	- Remarks			
1	Reset (Note 2)	FFFD16	FFFC16	Non-maskable			
2	INTo	FFFB16	FFFA16	External interrupt (active edge selectable)			
3	INT1	FFF916	FFF816	External interrupt (active edge selectable)			
	Receive bus interrupt source 1		 	The condition which the receive bus interrupt factor request bit becomes "1" is defined			
4	Receive bus interrupt source 2	FFF716	FFF616	according to each communication protocol			
	Receive bus interrupt source 3		l 	specification confirmation.			
	Transmit bus interrupt source 1	_	ı İ	The condition which the transmit bus interrupt			
5	Transmit bus interrupt source 2	FFF516	FFF416	factor request bit becomes "1" is defined according to each communication protocol			
	Transmit bus interrupt source 3		<u> </u>	specification confirmation.			
6	Timer X	FFF316	FFF216				
7	Timer Y	FFF116	FFF016				
8	Timer 2	FFEF16	FFEE16				
9	Timer 3	FFED16	FFEC16				
10	INT2	FFEB16	FFEA ₁₆	External interrupt (active edge selectable)			
11	Serial I/O3	FFE916	I ı FFE816	Valid only when serial I/O3 is selected			
" "	CNTR ₀	11 2510		External interrupt (active edge selectable)			
12	CNTR1	FFE716	FFE616	External interrupt (active edge selectable)			
13	Timer 1	FFE516	FFE416				
	INT3		1	External interrupt (active edge selectable)			
14	INT4	FFE316	FFE216	External interrupt (active edge selectable)			
	INT5	1	1	External interrupt (active edge selectable)			
	ADT			Valid only when ADT interrupt is selected			
15		FFE116	ı ı FFE016	External interrupt (falling valid)			
13	A-D converter	112110	l II E016	Valid when A-D converter interrupt is selected			
	Serial I/O2	1	1	Valid only when serial I/O2 is selected			
	Key input (key-on wake-up)		l	External interrupt (falling valid)			
16	Serial I/O1 receive	FFDF16	FFDE16	Valid only when serial I/O1 is selected			
	Serial I/O1 transmit	1	1 	Valid only when serial I/O1 is selected			
17	BRK instruction	FFDD16	FFDC16	Non-maskable software interrupt			

Notes 1: Vector addresses contain interrupt jump destination addresses.

^{2:} Reset functions in the same way as an interrupt with the highest priority.

^{3:} Either ADT interrupt or A-D converter interrupt can be used. Both ADT interrupt and A-D converter interrupt cannot be used.

FUNCTIONAL DESCRIPTION SUPPLEMENT

Timing After Interrupt

For "one factor/one vector interrupt," the CPU starts processing after interrupt acceptance at the next instruction execution timing (rising edge of SYNC signal) immediately after the interrupt request is generated. For "multiple factors/one vector interrupt," the CPU starts processing after interrupt acceptance at the second instruction execution timing (rising edge of SYNC signal) after the interrupt request

for interrupt factor discrimination is generated.

Figure 76 shows a timing chart after interrupt occurs, and Figure 77 shows the time up to execution of interrupt processing routine. For details of interrupt request acceptance, refer to "INTERRUPTS" of "FUNCTIONAL DESCRIPTION."




Fig. 76 Timing chart after interrupt occurs




Fig. 77 Time up to execution of interrupt processing routine

FUNCTIONAL DESCRIPTION SUPPLEMENT

A-D Converter

A-D conversion is started by setting AD conversion completion bit to "0." During A-D conversion, internal operations are performed as follows

- 1. After the start of A-D conversion, A-D conversion register goes to "0016."
- 2. The highest-order bit of A-D conversion register is set to "1," and the comparison voltage Vref is input to the comparator. Then, Vref is compared with analog input voltage VIN.
- 3. As a result of comparison, when V_{ref} < V_{IN}, the highest-order bit of A-D conversion register becomes "1." When V_{ref} > V_{IN}, the highest-order bit becomes "0."

By repeating the above operations up to the lowest-order bit of the A-D conversion register, an analog value converts into a digital value. A-D conversion completes at 50 clock cycles after it is started, and the result of the conversion is stored into the A-D conversion register. Concurrently with the completion of A-D conversion, A-D conversion interrupt request occurs, so that the AD conversion interrupt request bit is set to "1."

●Relative formula for a reference voltage VREF of A-D converter and Vref

When n = 0 Vref = 0

When n = 1 to 255 Vref = $\frac{\text{VREF}}{256}$ X (n - 0.5)

n: Value of A-D converter (decimal numeral)

Fig. 78 Relative formula for a reference voltage VREF of A-D converter and Vref

Table 12 Change of A-D conversion register during A-D conversion

*7: A result of the seventh comparison *8: A result of the eighth comparison

	Change of A-D conversion register	Value of comparison voltage (Vref)
At start of conversion	0 0 0 0 0 0 0 0	0
First comparison	1 0 0 0 0 0 0 0	$\frac{\text{VREF}}{2} - \frac{\text{VREF}}{512}$
Second comparison	* 1 1 0 0 0 0 0 0	$\frac{\text{VREF}}{2} \pm \frac{\text{VREF}}{4} - \frac{\text{VREF}}{512}$
Third comparison	*1*2 1 0 0 0 0 0	$\frac{\text{VREF}}{2} \pm \frac{\text{VREF}}{4} \pm \frac{\text{VREF}}{8} - \frac{\text{VREF}}{512}$
~		\
After completion of eighth comparison	A result of A-D conversion * 1 * 2 * 3 * 4 * 5 * 6 * 7 * 8	

***1:** A result of the first comparison

*2: A result of the second comparison

*3: A result of the third comparison

*4: A result of the fourth comparison

***5:** A result of the fifth comparison

*6: A result of the sixth comparison

HARDWARE

FUNCTIONAL DESCRIPTION SUPPLEMENT

Figures 79 shows the A-D conversion equivalent circuit, and Figure 80 shows the A-D conversion timing chart.




Fig. 79 A-D conversion equivalent circuit




Fig. 80 A-D conversion timing chart

CHAPTER 2 APPLICATION

- 2.1 I/O port
- 2.2 Interrupts
- 2.3 Timer X and timer Y
- 2.4 Timers 1,2,3
- 2.5 Serial I/O
- 2.6 A-D converter and D-A converter
- 2.7 Watchdog timer
- 2.8 Reset circuit
- 2.9 Clock generating circuit
- 2.10 Application circuit example

APPLICATION

2.1 I/O port

2.1 I/O port

2.1.1 Memory assignment

Figure 2.1.1 shows the memory assignment of I/O port relevant registers. Each of these registers is described below.




Fig. 2.1.1 Memory assignment of I/O port relevant registers

2.1.2 Relevant registers

(1) I/O port write and read

■ Input-only ports and programmable I/O ports set for input mode

The value (pin state) input to the input-only ports and the programmable I/O ports set for the input mode is read by reading the port register corresponding to each port.

When writing data into the port register corresponding to each port, the data is only written to the port register, but the pin state is not affected.

■ Programmable I/O ports set for output mode

The value written to the port register corresponding to a programmable I/O set for the output mode is output externally through a transistor.

When reading the data of the port transistor corresponding to each port, the pin state is not read, but the value written to the port register is read.

Figure 2.1.2 shows the I/O port write and read.




Fig. 2.1.2 I/O port write and read

APPLICATION

2.1 I/O port

(2) Input/output switching of programmable I/O ports

Input/output switching of the programmable I/O ports is performed by the port direction register corresponding to each port. Each direction register is initialized to " 00_{16} " at reset, so that I/O ports are set for the input mode. Figure 2.1.3 shows the structure of the port Pi (i =0 to 8) direction register.




Fig. 2.1.3 Structure of port Pi (i = 0 to 8) direction register

(3) Pull-up control

The pins shown in Table 2.1.1 are controlled for pull-up by software. The pull-up transistor becomes ON state by setting "1" to the corresponding bit of the PULL UP register, and pull-up becomes valid. Figure 2.1.4 shows the structure of the PULL UP register.

Table 2.1.1 Pins which pull-up is controlled by software

Pins	Input/Output set which pull-up is valid
P2 ₀ –P2 ₇	At input
TxD, Sclk1, Sout2, Sclk2	At output




Fig. 2.1.4 Structure of PULL UP register

APPLICATION

2.1 I/O port

2.1.3 Notes on use

When using I/O ports, note the following.

(1) Modifying port latch of I/O port with bit managing instruction

When the port latch of an I/O port is modified with the bit managing instruction*1, the value of the unspecified bit may be changed.

OREASON

The bit managing instructions are read-modify-write form instructions for reading and writing data by a byte unit. Accordingly, when these instructions are executed on a bit of the port latch of an I/O port, the following is executed to all bits of the port latch.

•As for bit which is set for input port:

The pin state is read in the CPU, and is written to this bit after bit managing.

•As for bit which is set for output port:

The bit value is read in the CPU, and is written to this bit after bit managing.

Note the following:

- •Even when a port which is set as an output port is changed for an input port, its port latch holds the output data.
- •As for a bit of which is set for an input port, its value may be changed even when not specified with a bit managing instruction in case where the pin state differs from its port latch contents.

*1 Bit managing instructions : SEB and CLB instructions

(2) Reading port direction register

The value of the port direction register cannot be read. The following cannot be used:

- the data transfer instruction (LDA, etc.) when the index X mode flag (T) is "1"
- the addressing mode which uses the value of a direction register as an index
- the bit-test instruction (BBC or BBS, etc.) to a direction register
- the read-modify-write instruction (bit managing instructions of **CLB** and **SEB**, operation instructions of **ROR**, etc.) to a direction register.

Use instructions such as LDM and STA, etc., to set the port direction registers.

(3) Pull-up control

To pull-up ports by software, note the following.

- •Ports P2₀-P2¬s' pull-up is valid only at input, and TxD, Sclk1, Sout2 and Sclk2s' pull-up is valid only at output.
- •Ports except port P25 cannot be pull-up in a unit of 1 bit. For example, when Port P26 (pull-up control in a unit of 2 bits) is set to pull-up, port P27 is set to pull-up, too.

(4) Notes in standby state

In stand-by state*1 for low-power dissipation, do not make input levels of an input port and an I/O port "undefined", especially for I/O ports of the N-channel open-drain.

Pull-up (connect the port to VCC) or pull-down (connect the port to VSS) these ports through a resistor.

When determining a resistance value, note the following points:

- External circuit
- Variation of output levels during the ordinary operation

When using built-in pull-up resistor, note on varied current values:

- When setting as an input port : Fix its input level
- When setting as an output port: Prevent current from flowing out to external

Reason

Even when setting as an output port with its direction register, in the following state:

- P-channel.....when the content of the port latch is "0"
- N-channel.....when the content of the port latch is "1"

the transistor becomes the OFF state, which causes the ports to be the high-impedance state. Note that the level becomes "undefined" depending on external circuits.

Accordingly, the potential which is input to the input buffer in a microcomputer is unstable in the state that input levels of a input port and an I/O port are "undefined". This may cause power source current.

*1 stand-by state : the stop mode by executing the **STP** instruction the wait mode by executing the **WIT** instruction

(5) Notes on external circuit design for I/O ports

When designing an external circuit for I/O ports, be sure to set the following items within the standard value range.

- Total average output current
- Peak output current
- Average output current

When performing multiple key-input operations by forming a key matrix, design in consideration of the port input current due to multiple key-input operations.

Figure 2.1.5 shows the example of external circuit design for I/O port.




Fig. 2.1.5 Example of external circuit design for I/O port

APPLICATION

2.1 I/O port

(6) A-D converter power source pin

Pins AVcc and AVss are A-D converter power source pins. Regardless of using the A-D conversion function or not, connect them as following:

•AVss: Connect the Vss line

(7) Terminate unused pins

Table 2.1.2 shows the termination of unused pins.

Table 2.1.2 Termination of unused pins

Pins	Termination
P0, P1, P3, P4 ₀ , P4 ₁ , P4 ₅ , P4 ₇ ,	•Set to the input mode, and then pull down ports through a resistor.
P5 ₀ , P5 ₆ , P5 ₇ , P6, P7 ₁ , P7 ₃ to P7 ₅ ,	(Note 1)
P8 ₀ to P8 ₂ , P8 ₇	•Set to the output mode and open at "L" or "H" output state.
(Note 1)	
P2, P4 ₂ to P4 ₄ , P4 ₆ , P5 ₁ to P5 ₅ ,	
$P7_0$, $P7_2$, $P7_6$, $P7_7$, $P8_3$ to $P8_6$	
(Note 1) (Note 2)	
P97 (Note 3)	•Pull down ports through a resistor.
Vref	•Connect to Vss (GND).
AVss	•Connect to Vss (GND).
Хоит	•Open (only when using external clock)

- **Notes 1:** For programmable I/O ports, do not connect two or more ports together through a resistor to Vss. For the pin which can control its pull up, make the pull-up invalid.
 - 2: When setting the schmidt input pin such as the P44/serial I/O1 input pin etc. to the output mode and leave them open, this pin remains set to the input mode, initial state, until this pin is switched to the output mode by software after reset. Consequently, voltage level of the pin is unstable, and a power source current may increase while the pin is set to the input mode. For the effect to system, the user must evaluate the system sufficiently.
 - **3:** In One Time PROM version and EPROM version, the P9₇ pin also functions as the V_{PP} pin (for EPROM write).
 - •Make the length of wiring to the VPP pin as short as possible.
 - •Connect an approximately 5 k Ω resistor to the V_{PP} pin as close as possible and connect the V_{PP} pin and the Vss pin via that resistor.
 - **4:** In programmable I/O ports, the value of the port direction register may be changed and become the output mode by noise or program runaway. Then, a port and GND might cause short circuit as the worst case. Therefore, we recommend to set the value into the port direction register by software regularly.

2.2.1 Memory assignment

Figure 2.2.1 shows the memory assignment of interrupt relevent registers. Each of these registers is described below. For interrupt vector addresses, refer to "Table 9" of "CHAPTER 1. HARDWARE".




Fig. 2.2.1 Memory assignment of interrupt relevant registers

APPLICATION

2.2 Interrupts

2.2.2 Relevant registers

(1) Interrupt edge selection register

The interrupt edge selection register selects an active edge of each INT interrupt. Figure 2.2.2 shows the structure of the interrupt edge selection register.




Fig. 2.2.2 Structure of interrupt edge selection register

(2) Interrupt request register 1 and interrupt request register 2

The interrupt request register 1 (address 3C₁₆) and the interrupt request register 2 (address 3D₁₆) indicate whether an interrupt request for each vector has occurred or not.

The interrupt control circuit consists of two types of interrupts: "multiple factors/one vector interrupt (two types or more interrupt sources are assigned to the same interrupt vector)" and "one factor/one vector interrupt". The interrupt request bit for each vector of "multiple factors/one vector interrupt" is set to "1" when the interrupt disable flag (I) is "0" and the corresponding factor interrupt enable bit is "1" and one of the requests of the interrupt sources assigned to its vector occurs.

Figure 2.2.3 shows the structure of the interrupt request register 1, Figure 2.2.4 shows the structure of the interrupt request register 2.




Fig. 2.2.3 Structure of interrupt request register 1




Fig. 2.2.4 Structure of interrupt request register 2

(3) Interrupt control register 1 and interrupt control register 2

The interrupt control register 1 (address $3E_{16}$) and the interrupt control register 2 (address $3F_{16}$) control the interrupt request for each vector.

When the interrupt request bit for each vector and the interrupt enable bit for each vector are both "1", the interrupt is accepted.

Figure 2.2.5 shows the structure of the interrupt control register 1 and Figure 2.2.6 shows the structure of the interrupt control register 2.




Fig. 2.2.5 Structure of interrupt request register 1

nterrupt control regi	ste	er 2				
		rrupt control register 2 DN2 : address 3F16)				
	b	Name	Functions	At reset	R	W
	0	INT2 interrupt enable bit	0 : interrupt disabled 1 : Interrupt enabled	0	0	0
	1	CNTR ₀ , serial I/O3 interrupt enable bit	0 : interrupt disabled 1 : Interrupt enabled	0	0	0
	2	CNTR1 interrupt enable bit	0 : interrupt disabled 1 : Interrupt enabled	0	0	0
	3	Timer 1 interrupt enable bit	0 : interrupt disabled 1 : Interrupt enabled	0	0	0
	4	INT3, INT4, INT5 interrupt enable bit	0 : interrupt disabled 1 : Interrupt enabled	0	0	0
	5	ADT/A-D converter, serial I/O2 interrupt enable bit	0 : interrupt disabled 1 : Interrupt enabled	0	0	0
<u> </u>	6	Key input, serial I/O1 receive, serial I/O1 transmit interrupt enable bit	0 : interrupt disabled 1 : Interrupt enabled	0	0	0
	7	Fix "0" to this bit.	•	0	0	0

Fig. 2.2.6 Structure of interrupt control register 2

(4) Interrupt source discrimination register 1 and interrupt source discrimination register 2

The interrupt source discrimination register 1 (address 38₁₆) and the interrupt source discrimination register 2 (address 36₁₆) indicate whether an interrupt request for each interrupt factor of "multiple factors/one vector interrupt" has occurred or not.

The priority of two or more interrupt sources of "multiple factors/one vector interrupt" are same, so that confirm each bit of the interrupt source discrimination register 1 and the interrupt source discrimination register 2, and process according to the priority by software.

Figure 2.2.7 shows the structure of the interrupt source discrimination register 1 and Figure 2.2.8 shows the structure of the interrupt source discrimination register 2.




Fig. 2.2.7 Structure of interrupt source discrimination register 1




Fig. 2.2.8 Structure of interrupt source discrimination register 2

(5) Interrupt source discrimination control register 1 and interrupt source discrimination control register 2

The interrupt source discrimination control register 1 and the interrupt source discrimination control register 2 control acceptance of interrupts for each interrupt source of "multiple factors/one vector interrupt".

When the interrupt enable bit for each vector and the interrupt request bit for each vector are both "1", the interrupt is accepted.

Figure 2.2.9 shows the structure of the interrupt source discrimination control register 1 and Figure 2.2.10 shows the structure of the interrupt source discrimination control register 2.




Fig. 2.2.9 Structure of interrupt source discrimination control register 1

2.2 Interrupts




Fig. 2.2.10 Structure of interrupt source discrimination control register 2

2.2.3 Interrupt setting method

Figures 2.2.11 to 2.2.13 show the interrupt setting method.




Fig. 2.2.11 Interrupt setting method (1)

2.2 Interrupts




Fig. 2.2.12 Interrupt setting method (2)




Fig. 2.2.13 Interrupt setting method (3)

2.2 Interrupts

2.2.4 Key input interrupt

The key input interrupt request occurs when an "L" level voltage is applied to the pin of port P2 set to the input mode.

For interrupt sources except the key input interrupt, refer to "CHAPTER 1. HARDWARE".

(1) Connection example using key input interrupt

When using the key input interrupt, compose a key-matrix where "L" level of port P2 input is valid. For a connection example when using the key input interrupt and port P2 block diagram, refer to "Figure 21" of "CHAPTER 1. HARDWARE". In the connection example of Figure 21, a key input interrupt request occurs by pressing the key corresponding to one of ports P2₀ to P2₄.

(2) Key input interrupt setting method

Figure 2.2.14 shows the setting example of key input interrupt relevant registers (corresponding to "Figure 21" of "CHAPTER 1. HARDWARE").

Process 1: When the acceptance of the other interrupts is disabled, set "1" to the interrupt disable flag (I).


Process 2: Disable the acceptance of the key input interrupt. (Note)

Process 3: Perform the setting relevant to the key input interrupt.

• Set the input/output mode of the port P2 direction register.



Pull-up the pin to be used as key input.



Process 4: Set "0" (no requested) to the key input interrupt request bit. (Note)

Process 5: Enable the acceptance of the key input interrupt. (Note)

Process 6: When the interrupt disable flag (I) is set to "1" in "process 1", set "0" to the interrupt disable flag (I).

Note: Refer to section "2.2.3 Interrupt setting method".

Fig. 2.2.14 Setting example of key input interrupt relevant registers (corresponding to "Figure 21" of "CHAPTER 1. HARDWARE")

2.2.5 Management example of multiple factors/one vector interrupt

In "multiple factors/one vector interrupt", two types or more interrupts have the same interrupt vector address, so that the priority on hardware is the same. While two types or more interrupts are enabled, judge the generated interrupt source by confirming the interrupt source discrimination registers 1 and 2 in the interrupt processing routine.

Figure 2.2.15 shows the interrupt request bit management example when the ADT/A-D converter interrupt and the serial I/O2 interrupt is used.




Fig. 2.2.15 Interrupt request bit management example

2.2 Interrupts

2.2.6 Notes on use

(1) Switching external interrupt detection edge

For the products able to switch the external interrupt detection edge, switch it as the following sequence.




Fig. 2.2.16 Sequence of switch detection edge

■ Reason

The interrupt circuit recognizes the switching of the detection edge as the change of external input signals. This may cause an unnecessary interrupt.

(2) Check of interrupt request bit

• When executing the BBC or BBS instruction to an interrupt request bit of an interrupt request register immediately after this bit is set to "0" by using a data transfer instruction, execute one or more instructions before executing the BBC or BBS instruction.

■ Reason

If the **BBC** or **BBS** instruction is executed immediately after an interrupt request bit of an interrupt request register is cleared to "0", the value of the interrupt request bit before being cleared to "0" is read.




Fig. 2.2.17 Sequence of check of interrupt request bit

• The request bits of interrupt source discrimination registers are not automatically cleared when an interrupt occurs. After an interrupt source has been discriminated, and before execution of the RTI or CLI instruction; set "0" to the request bits of interrupt source discrimination registers by the user's program.

2.2 Interrupts

(3) Setting of interrupt source discrimination registers

When "1" is written (or transferred) to an interrupt request bit, previous data is kept. Use the data transfer instructions*1 to set "0" to the interrupt request bit of the interrupt source discrimination register without using the bit managing instructions*2.

*1 Data transfer instructions: LDM, LDA, STA, STX, and STY instructions

*2 Bit managing instruction: CLB instruction

Reason

If an interrupt request occurs at the same timing that the contents of the interrupt source discrimination register is modified by a bit managing instruction, the interrupt request bits of this register may not be set correctly.

Figure 2.2.18 shows an example of writing data to interrupt source discrimination register.




Fig. 2.2.18 Example of writing data to interrupt source discrimination register

(4) Structure of interrupt control register 2
Fix the bit 7 of the interrupt control register 2
to "0". Figure 2.2.19 shows the structure of the interrupt control register 2.




Fig. 2.2.19 Structure of interrupt control register 2

(5) Interrupt occurrence timing assigned to interrupt source discrimination registers

The interrupt (multiple factors / one vector interrupt) assigned to the interrupt source discrimination registers requires one instruction execution cycle (2 to 16 cycles of internal system clock) until starting the interrupt sequence more than that of "one factor / one vector interrupt".

2.3 Timer X and timer Y

2.3.1 Timer X memory assignment

Figure 2.3.1 shows the memory assignment of timer X relevant registers. Each of these registers is described below.




Fig. 2.3.1 Memory assignment of timer X relevant registers

2.3.2 Timer X relevant register

(1) Port P5 direction register (P5D)

■ Pulse output mode

When selecting the pulse output mode, set "1" to bit 4 of the port P5 direction register for the output mode of port P5₄.

■ Event counter mode and pulse width measurement mode

When selecting the event counter mode or the pulse width measurement mode, set "0" to bit 4 of the port P5 direction register for the input mode of port P5₄.

■ Real time port function

When using the real time port function, set "1" to bits 6 and 7 of the port P5 direction register for the output mode of ports $P5_6$ and $P5_7$.

Figure 2.3.2 shows the structure of the port P5 direction register.




Fig. 2.3.2 Structure of port P5 direction register

2.3 Timer X and timer Y

(2) Timer X latch and timer X (timer X (low-order) and timer X (high-order))

The timer X latch and timer X consist of 16 bits owing to a combination of high-order and low-order. Timer X and the latch are assigned to the same address. To access timer X and the latch, access both timer X (low-order) and timer X (high-order).

■ Read

When timer X (low-order) and timer X (high-order) are read, the contents (count value) of timer X are read. Read both registers in order of timer X (high-order) and the timer X (low-order) following. Do not write to timer X (high-order) and timer X (low-order) during a read operation. In this case, timer X will not operate normally.

■ Write

When a value is written to timer X (low-order) and timer X (high-order), the value is set in timer X and the latch at one time. Write both registers in order of timer X (low-order) and timer X (high-order) following.

Writing to the timer X latch only can be selected by setting "1" to the timer X write control bit of the timer X mode register. In this case, when writing to the timer X latch (high-order) and the underflow of timer X are performed at the almost same timing, unexpected value may be set in timer X (high-order).

Do not read timer X (low-order) and timer X (high-order) during a write operation. In this case, timer X will not operate normally.

■ Timer X latch

The timer X latch is a register which holds the value to be transferred automatically to timer X as the initial value of timer X at timer X underflow. Transfer is performed by next factors.

- •Timer X underflow
- •Valid edge input from CNTR₀ pin (in pulse width measurement mode)

The contents of the timer X latch cannot be read out.

■ Timer X

Timer X counts the count source.

The contents of timer X are decremented by "1" each time a count source is input. The division ratio of timer X is expressed by the following expression:

Division ratio of timer
$$X = \frac{1}{\text{Timer X counter initial value + 1}}$$

Figure 2.3.3 shows the structure of timer X (low-order, high-order).




Fig. 2.3.3 Structure of timer X (low-order, high-order)

2.3 Timer X and timer Y

(3) Timer X mode register

The timer X mode register consists of operation select bits, count control bit and etc. Figure 2.3.4 shows the structure of the timer X mode register.




Fig. 2.3.4 Structure of timer X mode register

2.3.3 Timer mode of timer X

(1) Timer mode setting method

Figure 2.3.5 shows the setting method for timer mode of timer X.




Fig. 2.3.5 Setting method for timer mode of timer X

2.3 Timer X and timer Y

(2) Timer mode application example

■ Outline

The clock is divided by timer X. The clock is counted up at one-second intervals.

■ Specifications

The f(XCIN) = 32.768 kHz is divided by timer X to detect one second. The timer X interrupt regist is confirmed in the main routine. When one second has elapsed, the clock is counted up. Figure 2.3.6 shows an example of control procedure.




Fig. 2.3.6 Example of control procedure

2.3.4 Pulse output mode of timer X

The pulse output mode operates just as in the timer mode, and also has a pulse output operation. This mode outputs a pulse whose polarity is reversed each time timer X counter underflows from the P54/CNTR0 pin.

(1) Pulse output mode setting method

Figures 2.3.7 and 2.3.8 show the setting method for the pulse output mode of timer X.




Fig. 2.3.7 Setting method for pulse output mode of timer X (1)




Fig. 2.3.8 Setting method for pulse output mode of timer X (2)

(2) Application examples of pulse output mode

■ Outline

The rectangular waveform output function of timer is applied for a piezoelectric buzzer output.

■ Specifications

The rectangular waveform which is clock $f(X_{IN}) = 4.19$ MHz divided up to about 2 kHz (2048 Hz) is output from the P5₄/CNTR₀ pin.

The level of the P5₄/CNTR₀ pin is fixed to "H" while a piezoelectric buzzer output is stopped. Figure 2.3.9 shows an example of peripheral circuit; Figure 2.3.10 shows the connection of timer and setting of the division ratio; Figure 2.3.11 shows an example of the control procedure.




Fig. 2.3.9 Example of peripheral circuit




Fig. 2.3.10 Connection of timer and setting of division ratio




Fig. 2.3.11 Example of control procedure

2.3.5 Event counter mode of timer X

The event counter mode operates just as in the timer mode except that the input signal from the P54/CNTR0 pin becomes the count source.

(1) Event counter mode setting method

Figures 2.3.12 and 2.3.13 show the setting method for the event counter mode of timer X.




Fig. 2.3.12 Setting method for event counter mode of timer X (1)




Fig. 2.3.13 Setting method for event counter mode of timer X (2)

(2) Application examples of event counter mode

■ Outline

The frequency of the pulse which is input to the P5₄/CNTR₀ pin ("H" active) is measured by the number of events in a certain period.

■ Specifications

The count source of timer X is input from the $P5_4/CNTR_0$ pin, and the timer X starts counting the count source. Clock ($f(X_{IN}) = 6.4$ MHz) is divided by timer Y to detect 1 ms. The frequency of the pulse input to the $P5_4/CNTR_0$ pin is calculated by the number of events counted within 1 ms. (The event number of an input pulse is specified as "FFFF₁₆" or less within 1 ms.)

Figure 2.3.14 shows an example of measurement method of frequency and Figure 2.3.15 shows an example of control procedure.




Fig. 2.3.14 Example of measurement method of frequency




Fig. 2.3.15 Example of control procedure

2.3.6 Pulse width measurement mode of timer X

In the pulse width measurement mode, the timer measures a pulse width ("H" or "L" level) input to the P54/CNTR₀ pin.

(1) Pulse width measurement mode setting method

Figures 2.3.16 and 2.3.17 show the setting method for the pulse width measurement mode of timer X.




Fig. 2.3.16 Setting method for pulse width measurement mode of timer X (1)




Fig. 2.3.17 Setting method for pulse width measurement mode of timer X (2)

(2) Application examples of pulse width measurement mode

■ Outline

The "H" level width of a motor's FG pulse is measured in the pulse width measurement mode.

■ Specifications

The "H" level width of a FG pulse input to the P54/CNTR $_0$ pin is counted by timer X. (When f(XIN)* is 4.19 MHz, the count source becomes 3.8 μ s divided by 16. Measurement can be made up to 250 ms in the range of "FFFF $_{16}$ " to "0000 $_{16}$ ".)

Figure 2.3.18 shows a connection of the timer and setting of the division ratio and Figure 2.3.19 shows an example of control procedure.




Fig. 2.3.18 Connection of timer and setting of division ratio




Fig. 2.3.19 Example of control procedure

2.3.7 Real time port output control of timer X

The real time port output control is the function which outputs the set data beforehand synchronizing to the underflow of timer X.

The real time port control can be used in all modes.

The real time port starts to output data when the real time port control bit is set to "1".

When the contents of the data store bits (bits 2, 3 of the timer X mode register) are re-written, updated data is output at the next underflow of timer X.

(1) Setting of real time port

Figures 2.3.20 and 2.3.21 show the setting method for the real time port output function of timer X.




Fig. 2.3.20 Setting method for real time port output function of timer X (1)




Fig. 2.3.21 Setting method for real time port output function of timer X (2)

(2) Application examples of real time port output control

■ Outline

An analog output is performed by using the real time port output function.

■ Specifications

The pulse which is output from the real time port pin is converted into an analog voltage (**Note**) by the external circuit, and this voltage is output.

Note: The analog voltage to be output varies depending on the duty ratio of the pulse.

Figure 2.3.22 shows an example of peripheral circuit and Figure 2.3.23 shows an example of control procedure.




Fig. 2.3.22 Example of peripheral circuit




Fig. 2.3.23 Example of control procedure

2.3.8 Notes on use

Notes on using for each mode of timer X are described below.

(1) Common to all modes

■ Reading/Writing of timer X

- When reading or writing to timer X, be sure to execute to both timer X (high-order) and timer X (low-order). When reading a value from timer X, read it in order of timer X (high-order) and timer X (low-order) following. When writing a value to timer X, write in order of timer X (low-order) and timer X (high-order) following. If the following operations are performed to timer X, unexpected operation may occur.
 - •Write operation before execution of timer X (low-order) reading
 - •Read operation before execution of timer X (high-order) writing
 - •When writing for the latch only, if writing timing for the high-order latch is the almost same as the underflow timing, unexpected value may be set in the high-order counter.

■ Division ratio of timer X

When a value n (0 to FFFF₁₆) is written to timer X, the division ratio is 1/(n+1).

■ Select of CNTR₀ interrupt active edge

Setting the CNTR₀ active edge switch bit affects on the active edge of an interrupt. Consequently, a CNTR₀ interrupt request may occur by setting the CNTR₀ active edge switch bit. As a countermeasure against the above, switch the active edge after disabling the CNTR₀ interrupt, and set "0" to the CNTR₀ interrupt request bit following.

(2) Pulse output mode

- Set "1" to bit 4 (CNTR₀ pin) of the port P5 direction register (output mode).
- When bit 4 (CNTR₀ pin) of the port P5 register is read, the value of the port register are not read out, but the output value of the pin is read out.

(3) Event counter mode

Set "0" to bit 4 (CNTR₀ pin) of the port P5 direction register (input mode).

(4) Pulse width measurement mode

- Set bit 4 (CNTR₀ pin) of the port P5 direction register to "0" (input mode).
- When reading bit 4 of port P5, the value is "1" at "H" level input or "0" at "L" level input regardless of the value of the CNTR₀ active edge switch bit of the timer X mode register.

(5) Real time port function

- Port P5₆ (RTP₀ pin) and port P5₇ (RTP₁ pin) function as a normal I/O port after reset released. When using ports P5₆ and P5₇ as real time port function pins, set "1" to the corresponding port direction register to be the output mode.
- Do not switch the pins which is used to the real time port to the input mode during operation.

2.3 Timer X and timer Y

2.3.9 Timer Y memory assignment

Figure 2.3.24 shows the memory assignment of timer Y relevant registers. Each of these registers is described below.




Fig. 2.3.24 Memory assignment of timer Y relevant registers

2.3.10 Timer Y relevant registers

- (1) Port P5 direction register
 - Period measurement mode, event counter mode, pulse width HL continuously measurement mode When selecting the period measurement mode, event counter mode, or pulse width HL continuously measurement mode, set "0" to bit 5 of the port P5 direction register to set port P5₅ to the input mode.

Figure 2.3.25 shows the structure of the port P5 direction register.




Fig. 2.3.25 Structure of port P5 direction register

2.3 Timer X and timer Y

(2) Timer Y latch and timer Y (timer Y (low-order) and timer Y (high-order))

The timer Y latch and timer Y consist of 16 bits owing to a combination of high-order and low-order. Timer Y and the latch are allocated at the same address. To access timer Y and the latch, access both timer Y (low-order) and timer Y (high-order).

■ Read

When timer Y (high-order) and timer Y (low-order) are read, the contents of timer Y (count value) are read. Read both registers in order of timer Y (high-order) and timer Y (low-order) following. Do not write to timer Y (high-order) and timer Y (low-order) before timer Y (low-order) has been read. In this case, timer Y will not operate normally.

■ Write

When a value is written to timer Y (low-order) and timer Y (high-order), the value is set in timer Y and the latch at one time. Write both registers in order of timer Y (low-order) and timer Y (high-order) following.

Do not read timer Y (low-order) and timer Y (high-order) during a write operation. In this case, timer Y will not operate normally.

Timer Y latch

The timer Y latch is a register which holds the value to be transferred automatically to timer Y as the initial value of timer Y at timer Y underflow. Transfer is performed by next factors.

- •Timer Y underflow
- •Valid edge input from CNTR₁ pin (in period measurement mode and pulse width HL continuously measurement mode)

The contents of the timer Y latch cannot be read out.

• Timer Y

Timer Y counts the count source.

The contents of timer Y are decremented by "1" each time a count source is input. The division ratio of timer Y is expressed by the following expression.

Division ratio of timer
$$Y = \frac{1}{\text{Timer Y counter initial value + 1}}$$

Figure 2.3.26 shows the structure of timer Y (low-order, high-order).




Fig. 2.3.26 Structure of timer Y (low-order, high-order)

2.3 Timer X and timer Y

(3) Timer Y mode register

The timer Y mode register consists of operation select bits and timer control bits etc. Figure 2.3.27 shows the structure of the timer Y mode register.




Fig. 2.3.27 Structure of timer Y mode register

2.3.11 Timer mode of timer Y

(1) Timer mode setting method

Figure 2.3.28 shows the setting method for timer mode of timer Y.




Fig. 2.3.28 Setting method for timer mode of timer Y

(2) Timer mode application example

For the timer mode of timer Y application example, refer to application example for the timer mode of timer X ("2.3.3 Timer mode of timer X (2) Timer mode application example").

2.3 Timer X and timer Y

2.3.12 Period measurement mode of timer Y

The period measurement mode measures a period of the pulse which is input from the P55/CNTR1 pin.

(1) Period measurement mode setting method

Figures 2.3.29 and 2.3.30 show the setting method for the period measurement mode of timer Y.




Fig. 2.3.29 Setting method for period measurement mode of timer Y (1)




Fig. 2.3.30 Setting method for period measurement mode of timer Y (2)

2.3 Timer X and timer Y

(2) Application examples of period measurement mode

■ Outline

The phase control signal is adjusted by using the period measurement mode.

■ Specifications

- •The phase control signal is output to a load, and that controls the phase of a load.
- •The period of the pulse input from the load as a feedback signal is measured. The correct of the phase control signal to the load is corrected using this result.

Figure 2.3.31 shows an example of peripheral circuit and Figure 2.3.32 shows an example of control procedure.




Fig. 2.3.31 Example of peripheral circuit




Fig. 2.3.32 Example of control procedure

2.3 Timer X and timer Y

2.3.13 Event counter mode of timer Y

The operation in the event counter mode is the same as that in the timer mode except input signal from the P55/CNTR1 pin becomes count source.

(1) Event counter mode setting method

Figures 2.3.33 and 2.3.34 show the setting method for the event counter mode of timer Y.





Fig. 2.3.33 Setting method for event counter mode of timer Y (1)

Process 6: Start counting of timer Y



Process 7: When using the interrupt, set "0" (no requested) to the interrupt request bit of the interrupt to be used and set "1" (interrupt enabled) to the interrupt enable bit to be used. (Note 3)

Note 3: Refer to section "2.2.3 Interrupt setting method".

Fig. 2.3.34 Setting method for event counter mode of timer Y (2)

(2) Event counter mode application example

For the event counter mode of timer Y application example, refer to application example for the event counter mode of timer X ("2.3.5 Event counter mode of timer X (2) Application examples of event counter mode").

2.3 Timer X and timer Y

2.3.14 Pulse width HL continuously measurement mode of timer Y

The pulse width HL continuously measurement mode, measures the pulse width ("H" and "L" level) of the P55/CNTR1 pin input signal continuously.

This mode operates just as in the period measurement mode except that the value in timer Y latch is reloaded in timer Y and the interrupt request occurs at both edges of the pulse which is input from the P55/CNTR1 pin.

(1) Pulse width HL continuously measurement mode setting method

Figures 2.3.35 and 2.3.36 show the setting method for the pulse width HL continuously measurement mode of timer Y.




Fig. 2.3.35 Setting method for pulse width HL continuously measurement mode of timer Y (1)

Process 6: Start counting of timer Y

Timer Y mode register (TYM: address 2816)

Timer Y count stop

Process 7: When using the interrupt, set "0" (no requested) to the interrupt request bit of the interrupt to be used and set "1" (interrupt enabled) to the interrupt enable bit to be used. (Note 3)

Note 3: Refer to section "2.2.3 Interrupt setting method".

In the pulse width HL continuously measurement mode, the CNTR1 interrupt request occurs at the rising edge and falling edge of the P5s/CNTR1 pin regardless of the value of the P5s/CNTR1 active edge switch bit of the timer Y mode register.

Fig. 2.3.36 Setting method for pulse width HL continuously measurement mode of timer Y (2)

2.3 Timer X and timer Y

(2) Pulse width HL continuously measurement mode application example

Outline

A telephone ringing (calling) pulse * is detected by using the pulse width HL continuously measurement mode.

*: Signal which is sent by turning on/off (make/break) the telephone line.

Each country has a different standard. In this case, Japanese domestic standard is adopted as an example.

■ Specifications

Whether a telephone call exists or not is judged by measuring a pulse width output from the ringing signal detection circuit.

 $f(X_{IN})/16$ ($f(X_{IN}) = 6.4$ MHz) is used as the count source, and "H" and "L" pulse width of the ringing pulse are measured by using the pulse width HL continuously measurement mode. When the following condition is satisfied, it is recognized as a normal value. When the following conditions is not satisfied, it is recognized as an unusual value.

200 ms \leq "H" pulse width of ringing pulse < 1.2 s 600 ms \leq "L" pulse width of ringing pulse < 2.2 s 1.0 s \leq one period ("H" pulse width + "L" pulse width) < 3.0 s

Figure 2.3.37 shows an example of a peripheral circuit, and Figure 2.3.38 shows an operating timing when a ringing pulse is input. Figures 2.3.39 and 2.3.40 show a example of control procedure.




Fig. 2.3.37 Example of peripheral circuit




Fig. 2.3.38 Operation timing when ringing pulse is input




Fig. 2.3.39 Example of control procedure (1)

2.3 Timer X and timer Y




Fig. 2.3.40 Example of control procedure (2)

2.3.15 Notes on use

Notes on using each mode of timer Y are described below.

(1) Common to all modes

- When reading or writing to timer Y, be sure to execute to both timer Y (high-order) and timer Y (low-order).
- When reading a value from timer Y, read it in order of timer Y (high-order) and timer Y (low-order) following. When writing a value to timer Y, write in order of timer Y (low-order) and timer Y (high-order) following.
- If the following operations are performed to timer Y, unexpected operation may occur.
 - •Write operation before execution of timer Y (low-order) reading
 - •Read operation before execution of timer Y (high-order) writing

■ Division ratio of timer Y

When a value n (0 to FFFF₁₆) is written to timer Y, the division ratio is 1/(n+1).

■ Select of CNTR₁ interrupt active edge

Setting the CNTR₁ active edge switch bit affects the active edge of an interrupt. Consequently, a CNTR₁ interrupt request may occur by setting the CNTR₁ active edge switch bit. As a countermeasure against the above, switch the active edge after disabling "0" to the CNTR₁ interrupt, and set "0" to the CNTR₁ interrupt request bit.

(2) Period measurement mode

● Set "0" to bit 5 (CNTR₁ pin) of the port P5 direction register (input mode).

(3) Event counter mode

● Set "0" to bit 5 (CNTR₁ pin) of the port P5 direction register (input mode).

(4) Pulse width HL continuously measurement mode

- Set "0" to bit 5 (CNTR₁ pin) of the port P5 direction register to be the input mode.
- The CNTR₁ interrupt request occurs at both edges of a input pulse regardless of the contents of the CNTR₁ active edge switch bit of the timer Y mode register.

2.4 Timers 1, 2, 3

2.4 Timers 1, 2, 3

2.4.1 Timers 1, 2, 3 memory assignment

Figure 2.4.1 shows the memory assignment of timers 1, 2, 3 relevant registers.




Fig. 2.4.1 Memory assignment of timers 1, 2, 3 relevant registers

2.4.2 Timers 1, 2, 3 relevant registers

(1) Timer i latch and timer i (i = 1 to 3)

Timer i latch and timer i consist of 8 bits each and are assigned at the same address to each timer. To access timer i latch and timer i, access timer i (i = 1 to 3). The contents of timer i (count value) are read out.

■ Timer i latch

The timer i latch holds the value to be transferred (reloaded) automatically to timer i as the initial value of timer i at timer i underflow. The contents of the timer i latch cannot be read out.

■ Timer i

Timer i counts the selected count source.

The contents of timer i are decremented by "1" each time a count source inputs.

Division ratio of timer = $\frac{1}{\text{Timer initial value} + 1}$

Figure 2.4.2 shows the structure of timer i (i = 1 to 3).




Fig. 2.4.2 Structure of timer i (i = 1 to 3)

2.4 Timers 1, 2, 3

(2) Timer 123 mode register

The timer 123 mode register consists of the Tout output control bit and the count source selection bits etc. Figure 2.4.3 shows the structure of the timer 123 mode register.




Fig. 2.4.3 Structure of timer 123 mode register

2.4.3 Timers 1, 2, 3 setting method

Figure 2.4.4 shows the setting method of timers 1, 2, 3.




Fig. 2.4.4 Setting method for timers 1, 2, 3

2.4 Timers 1, 2, 3

2.4.4 Application example of timers 1, 2, 3

■ Outline

The count clock is divided by the timers and the clock is counted up with the timer 2 interrupt at 1-second intervals.

■ Specifications

 $f(X_{CIN}) = 32$ kHz is divided by timer 1 and timer 2 so that the timer 2 interrupt occurs at 1-second intervals. The clock is counted up in the timer 2 interrupt processing routine.




Fig. 2.4.5 Control procedure example of timers 1, 2, 3

2.4 Timers 1, 2, 3

2.4.5 Notes on use

(1) Notes on timer 1 to timer 3

- When a value n ("0" to "255") is written to the timer latch, the division ratio is 1/(n+1).
- In case of the following, a short pulse occurs on counted input signals, so that the timer count value may change greatly. Accordingly, after setting their count sources, set values in order of timer 1, timer 2, and timer 3 following:
 - •When the count sources of timers 1 to 3 are switched
 - •When the timer 1 output signal is selected as a count source of timer 2 or timer 3 and data is written to timer 1

(2) Notes on timer 2

- When writing to the latch only is selected, the value written into timer 2 is written only in the latch for reloading and the contents of timer 2 is not changed. This written value is transferred to timer 2 at the first underflow after writing. Normally, a value is written in both the latch and timer at one time. That is, when a value is written to the timer, it is set in both the latch and the timer.
- In the Tout output enabled state, a signal whose polarity is reversed each time timer 2 underflows is output from the Tout pin. In this case, set port P5₀ (sharing with the Tout pin) to the output mode.

2.5 Serial I/O

2.5 Serial I/O

The 3874 group has serial I/O1, serial I/O2, and serial I/O3. This section describes each serial I/O.

2.5.1 Serial I/O1 memory assignment

Serial I/O1 can be used as either clock synchronous or asynchronous (UART) serial I/O. This clause shows the relevant registers and the register structure; and the setting method and the application examples of clock synchronous (transmit and receive) and UART (transmit and receive) are described separately. Figure 2.5.1 shows the memory assignment of the serial I/O1 relevant registers. Each of these registers is described below.




Fig. 2.5.1 Memory assignment of serial I/O1 relevant registers

2.5.2 Serial I/O1 relevant registers

(1) Port P4 direction register

■ Selecting of port RxD/P44 direction mode

When performing the reception, set "0" to bit 4 to the input mode.

■ Selecting of port TxD/P45 direction mode

When performing the transmission, set "1" to bit 5 to the output mode.

■ Selecting of port Sclk1/P46 direction mode

When using an external clock as the synchronous clock, set "0" to bit 6 to the input mode. When the synchronous clock is provided to the external, set "1" to bit 6 to the output mode.

■ Selecting of port SRDY1/P47 direction mode

When the function of $\overline{S_{RDY1}}$ which is a sharing pin is used, set "1" to bit 7 to the output mode.

The TxD pin and the S_{CLK1} pin can select pull-up by the PULL UP register in the output mode. Figure 2.5.2 shows the structure of the port P4 direction register.




Fig. 2.5.2 Structure of port P4 direction register

2.5 Serial I/O

(2) Serial I/O1 control register

This register controls various functions relevant to the serial I/O1, such as transmit/receive modes, clocks, and pin functions, etc. All the bits of this register can be read and written by software. Figure 2.5.3 shows the structure of the serial I/O1 control register.




Fig. 2.5.3 Structure of serial I/O1 control register

(3) UART control register

This register controls the transfer data format in the UART mode and the output format of the P45/TxD pin.

Figure 2.5.4 shows the structure of the UART control register.




Fig. 2.5.4 Structure of UART control register

2.5 Serial I/O

(4) Serial I/O1 status register

This register consists of the following:

- •flags indicating the states of the buffers and registers used for transmission/reception
- error flags

This is a read only register.

Bit 7 is unused and set to "1" at reading.

Figure 2.5.5 shows the structure of the serial I/O1 status register, and each bit is described below.




Fig. 2.5.5 Structure of serial I/O1 status register

■ Transmit buffer empty flag (bit 0)

This bit is automatically cleared to "0" by writing transmit data into the transmit buffer register. After the transmit data is written in the transmit buffer register, it is transferred to the transmit shift register. When this transfer is completed and the transmit buffer register becomes empty, this flag is automatically is set to "1."

It is possible to write transmit data into the transmit buffer register only while the transmit buffer empty flag is "1."

This flag is valid in both the clock synchronous mode and the UART mode.

■ Receive buffer full flag (bit 1)

When all receive data has been input to the receive shift register and then this receive data is transferred to the receive buffer register, this flag is automatically set to "1."

When the transferred receive data is read out from the receive buffer register, the flag is automatically cleared to "0."

If all the next receive data is input to the receive shift register when the receive buffer full flag is "1" (the receive buffer register has not been read out), the overrun error flag * is set to "1."

This flag is valid in both the clock synchronous mode and the UART mode.

*: bit 3 of serial I/O1 status register

■ Transmit shift register shift completion flag (bit 2)

When a shift operation (transmission of the first data bit) starts with a synchronous clock after transmit data of the transmit shift register is transferred, this flag is cleared to "0." When the shift operation is completed (completion of transmission of the last data bit), the flag is set to "1." This flag is valid in both the clock synchronous mode and the UART mode.

■ Overrun error flag (bit 3)

If all the next receive data is input to the receive shift register when the receive buffer register contains the data (not read out), this flag is set to "1" (occurrence of an overrun error). This flag is set to "0" by one of the following operations.

- •Set "0" to the serial I/O1 enable bit*1
- •Set "0" to the receive enable bit*2
- •Write data (arbitrary) into the serial I/O1 status register

This flag is valid in both the clock synchronous mode and the UART mode.

*1: bit 7 of serial I/O1 control register

*2: bit 5 of serial I/O1 control register

■ Parity error flag (bit 4)

In the UART mode, this flag checks an even parity or odd parity by hardware.

When the parity of received data is different from the set parity, this flag is set to "1."

This flag is set to "0" by one of the following operations.

- •Set "0" to the serial I/O1 enable bit*1
- •Set "0" to the receive enable bit*2
- •Write data (arbitrary) into the serial I/O1 status register

This flag is valid only in the parity enable state in the UART mode.

*1: bit 7 of serial I/O1 control register

*2: bit 5 of serial I/O1 control register

■ Framing error flag (bit 5)

In the UART mode, this flag judges whether frame synchronization is abnormal.

When the stop bit of receive data cannot be received at the set timing, this flag is set to "1." This flag is set to "0" by one of the following operations.

•Set "0" to the serial I/O1 enable bit*1

- •Set "0" to the receive enable bit*2
- •Write data (arbitrary) into the serial I/O1 status register

This flag is valid only in the UART mode.

*1: bit 7 of serial I/O1 control register

*2: bit 5 of serial I/O1 control register

2.5 Serial I/O

■ Summing error flag (bit 6)

This flag is set to "1" when any one of an overrun error, parity error, or framing error occurs. This flag is set to "0" by one of the following operations.

- •Set "0" to the serial I/O1 enable bit*1
- •Set "0" to the receive enable bit*2
- •Write data (arbitrary) into the serial I/O1 status register

This flag is valid in both the clock synchronous mode and the UART mode.

*1: bit 7 of serial I/O1 control register

*2: bit 5 of serial I/O1 control register

(5) Transmit/Receive buffer register

This register is used to write transmit data or to read receive data when serial I/O1 is used.

For data transmission, transmit data is written into this register.

Received data is obtained by reading out this register.

This resister is used for both the clock synchronous mode and the UART mode.

Figure 2.5.6 shows the structure of the transmit/receive buffer register.




Fig. 2.5.6 Structure of transmit/receive buffer register

(6) Baud rate generator

The baud rate generator is the 8-bit counter. When an internal clock (BRG output/4 or BRG output/ 16) is used, this determines the data transfer rate (baud rate), which is a synchronous clock frequency. This register is used in both the clock synchronous mode and the UART mode.

Figure 2.5.7 shows the structure of the baud rate generator.




Fig. 2.5.7 Structure of baud rate generator

■ Data transfer rate (baud rate)

The expression for baud rate, which is the frequency of a synchronous clock, is shown below.

When selecting an internal clock (using baud rate generator)

Baud rate =
$$\frac{f(X_{IN})}{\text{Division ratio*}^1 \times (BRG setting value*}^2 + 1) \times X^{*3}$$

Division ratio*1: Select "1" or "4"

(Set by bit 0 of serial I/O1 control register)

BRG setting value*2: Set 0 to 255 (00₁₆ to FF₁₆)

X*3: "4" in clock synchronous mode, "16" in UART mode (set by bit 1 of serial I/O1 control register)

When selecting an external clock

Baud rate = Input clock to Sclk1 pin / X* [bps]

X*: "1" in clock synchronous mode, "16" in UART mode

2.5 Serial I/O

2.5.3 Clock synchronous serial I/O of serial I/O1

In the clock synchronous serial I/O mode, 8 shift clocks generated by the clock control circuit are used as a synchronous clock for transfer. Synchronizing with these synchronous clocks, the transmit operation on the transmitter and the receive operation on the receiver are simultaneously executed.

(1) Clock synchronous serial I/O of serial I/O1 setting method

■ Setting method at transmit

Figures 2.5.8 and 2.5.9 show the clock synchronous serial I/O of serial I/O1 setting method (at transmit).




Fig. 2.5.8 Clock synchronous serial I/O of serial I/O1 setting method (at transmit) (1)




Fig. 2.5.9 Clock synchronous serial I/O of serial I/O1 setting method (at transmit) (2)

2.5 Serial I/O

■ Setting method at receive

Figures 2.5.10 and 2.5.11 show the clock synchronous serial I/O of serial I/O1 setting method (at receive).




Fig. 2.5.10 Clock synchronous serial I/O of serial I/O1 setting method (at receive) (1)




Fig. 2.5.11 Clock synchronous serial I/O of serial I/O1 setting method (at receive) (2)

2.5 Serial I/O

(2) Clock synchronous serial I/O of serial I/O1 application example

Outline

The clock synchronous communication is performed between the 3874 groups.

■ Specifications

3874 group ① (transmitter in half-duplex communication)

- •Synchronous clock: BRG output/4
- •Port P47 is used as an SRDY1 signal input pin.

3874 group ② (receiver in half-duplex communication)

- •Synchronous clock: External clock
- •SRDY1 signal output

Figure 2.5.12 shows an example of connections and Figure 2.5.13 shows an example of control procedure.




Fig. 2.5.12 Example of connections (clock synchronous serial I/O mode of serial I/O1)




Fig. 2.5.13 Example of control procedure

2.5 Serial I/O

2.5.4 Clock asynchronous serial I/O (UART) of serial I/O1

In the clock asynchronous serial I/O (UART) mode, the baud rate and the transfer data formats used by a transmitter and a receiver must be identical. The data transmit/receive is performed asynchronously.

(1) UART of serial I/O1 setting method

■ Setting method at transmit

Figures 2.5.14 and 2.5.15 show the UART of serial I/O1 setting method (at transmit).




Fig. 2.5.14 UART of serial I/O1 setting method (at transmit) (1)




Fig. 2.5.15 UART of serial I/O1 setting method (at transmit) (2)

■ Setting method at receive

Figures 2.5.16 and 2.5.17 show the UART of serial I/O1 setting method (at receive).




Fig. 2.5.16 UART of serial I/O1 setting method (at receive) (1)




Fig. 2.5.17 UART of serial I/O1 setting method (at receive) (2)

2.5 Serial I/O

(2) Clock asynchronous serial I/O of serial I/O1 application example

Outline

The clock asynchronous communication is performed between the 3874 groups.

■ Specifications

3874 group ① (transmitter in half-duplex communication)

•Baud rate: $f(X_{IN})/4 \times (XX_{16}^* + 1) \times 16 \text{ bps}$

3874 group ② (receiver in half-duplex communication)

•Baud rate: $f(X_{IN})/4 \times (XX_{16}^* + 1) \times 16 \text{ bps}$

XX₁₆*: Setting value of baud rate generator

Figure 2.5.18 shows an example of connections and Figure 2.5.19 shows an example of control procedure.




Fig. 2.5.18 Example of connections (clock asynchronous serial I/O mode of serial I/O1)




Fig. 2.5.19 Example of control procedure

2.5 Serial I/O

2.5.5 Notes on serial I/O1

(1) Notes when selecting clock synchronous serial I/O

① Stop of transmission operation

As for the serial I/O1 that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear the serial I/O1 enable bit and the transmit enable bit to "0" (serial I/O1 and transmit disabled).

Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O1 enable bit is cleared to "0" (serial I/O1 disabled), the internal transmission is running (in this case, since pins TxD, RxD, SCLK1, and SRDY1 function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O1 enable bit is set to "1" at this time, the data during internally shifting is output to the TxD pin and an operation failure occurs.

2 Stop of receive operation

As for the serial I/O1 that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear the receive enable bit to "0" (receive disabled), or clear the serial I/O1 enable bit to "0" (serial I/O1 disabled).

3 Stop of transmit/receive operation

As for the serial I/O1 that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear both the transmit enable bit and receive enable bit to "0" (transmit and receive disabled).

(when data is transmitted and received in the clock synchronous serial I/O mode, any one of data transmission and reception cannot be stopped.)

Reason

In the clock synchronous serial I/O mode, the same clock is used for transmission and reception. If any one of transmission and reception is disabled, a bit error occurs because transmission and reception cannot be synchronized.

In this mode, the clock circuit of the transmission circuit also operates for data reception. Accordingly, the transmission circuit does not stop by clearing only the transmit enable bit to "0" (transmit disabled). Also, the transmission circuit is not initialized by clearing the serial I/O1 enable bit to "0" (serial I/O1 disabled) (refer to (1) ①).

(2) Notes when selecting clock asynchronous serial I/O

① Stop of transmission operation

As for the serial I/O1 that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear the transmit enable bit to "0" (transmit disabled).

Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O1 enable bit is cleared to "0" (serial I/O1 disabled), the internal transmission is running (in this case, since pins TxD, RxD, Sclk1, and $\overline{SRDY1}$ function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O1 enable bit is set to "1" at this time, the data during internally shifting is output to the TxD pin and an operation failure occurs.

2 Stop of receive operation

As for the serial I/O1 that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear the receive enable bit to "0" (receive disabled).

3 Stop of transmit/receive operation

Only transmission operation is stopped

As for the serial I/O1 that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear the transmit enable bit to "0" (transmit disabled).

Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O1 enable bit is cleared to "0" (serial I/O disabled), the internal transmission is running (in this case, since pins TxD, RxD, Sclk1, and SRDY1 function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O enable bit is set to "1" at this time, the data during internally shifting is output to the TxD pin and an operation failure occurs.

Only receive operation is stopped

As for the serial I/O1 that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear the receive enable bit to "0" (receive disabled).

(3) SRDY1 output of reception side

When signals are output from the $\overline{SRDY1}$ pin on the reception side by using an external clock in the clock synchronous serial I/O mode, set all of the receive enable bit, the $\overline{SRDY1}$ output enable bit, and the transmit enable bit to "1" (transmit enabled).

(4) Setting serial I/O control register again

Set the serial I/O control register again after the transmission and the reception circuits are reset by clearing both the transmit enable bit and the receive enable bit to "0."




Fig. 2.5.20 Sequence of setting serial I/O1 control register again

2.5 Serial I/O

(5) Data transmission control with referring to transmit shift register completion flag

The transmit shift register completion flag changes from "1" to "0" with a delay of 0.5 to 1.5 shift clocks. When data transmission is controlled with referring to the flag after writing the data to the transmit buffer register, note the delay.

(6) Transmission control when external clock is selected

When an external clock is used as the synchronous clock for data transmission, set the transmit enable bit to "1" at "H" of the SCLK1 input level. Also, write data to the transmit buffer register at "H" of the SCLK1 input level.

(7) Transmit interrupt request when transmit enable bit is set

The transmit interrupt request bit is set and the interrupt request occurs even when selecting timing that either of the following flags is set to "1" as timing where the transmit interrupt occurs.

- Transmit buffer empty flag is set to "1"
- Transmit shift register completion flag is set to "1"

Accordingly, when the transmit interrupt is used, set the transmit interrupt enable bit to transmit enabled as the following sequence.

- ① Transmit enable bit is set to "1"
- 2 Transmit interrupt request bit is set to "0"

Reason

When the transmit enable bit is set to "1", the transmit buffer empty flag and transmit shift register completion flag are set to "1".

(8) Use of TxD pin

The P4 $_5$ /TxD P-channel output disable bit of the UART control register is valid both when using as a normal port and when using as the TxD pin. However, do not apply a voltage of Vcc + 0.3 V or more to the P4 $_5$ /TxD pin even when it is used as N-channel open drain output.

In the serial I/O1, after transmit is completed, the TxD pin continue latching and outputting the last bit.

2.5.6 Serial I/O2 memory assignment

Serial I/O2 can be used only as clock synchronous serial I/O.

Figure 2.5.21 shows the memory assignment of the serial I/O2 relevant registers. Each of these registers is described below.




Fig. 2.5.21 Memory assignment of serial I/O2 relevant registers

2.5.7 Serial I/O2 relevant registers

(1) Port P7 direction register

■ Selecting of port S_{IN2}/P7₀ direction mode

When using serial I/O2, set "0" to bit 0 to use the S_{IN2}/P7₀ as the input mode.

■ Selecting of port Sout2/P71 direction mode

When using serial I/O2, set "1" to bit 1 to use the Soutz/P71 as the output mode.

■ Selecting of port Sclk2/P72 direction mode

When using an external clock as the synchronous clock, set "0" to bit 2 to use the $S_{CLK2}/P7_2$ as the input mode.

When providing the synchronous clock to the external, set "1" to bit 2 to use the $S_{CLK2}/P7_2$ as output mode.

Figure 2.5.22 shows the structure of the port P7 direction register.




Fig. 2.5.22 Structure of port P7 direction register

(2) Serial I/O2 control register

This register controls various functions relevant to the serial I/O2. Figure 2.5.23 shows the structure of the serial I/O2 control register.




Fig. 2.5.23 Structure of serial I/O2 control register

2.5 Serial I/O

(3) Serial I/O2 register

When the transfer data is written to the serial I/O2 register, transmit/receive is started. Figure 2.5.24 shows the structure of the serial I/O2 register.




Fig. 2.5.24 Structure of serial I/O2 register

2.5.8 Clock synchronous serial I/O of serial I/O2

- (1) Serial I/O2 setting method
 - Setting method at transmit

Figures 2.5.25 and 2.5.26 show the serial I/O2 setting method (at transmit).




Fig. 2.5.25 Serial I/O2 setting method (at transmit) (1)




Fig. 2.5.26 Serial I/O2 setting method (at transmit) (2)

■ Setting method at receive

Figures 2.5.27 and 2.5.28 show the serial I/O2 setting method (at receive).




Fig. 2.5.27 Serial I/O2 setting method (at receive) (1)




Fig. 2.5.28 Serial I/O2 setting method (at receive) (2)

- (2) Clock synchronous serial I/O of serial I/O2 application examples
 - Application example 1 (transmit data to E²PROM: write control)
 - Outline

Writing data is performed to E²PROM by using serial I/O2.

Specifications

- •Synchronous clock: 25 kHz (dividing $f(X_{IN}) = 6.4$ MHz by 256)
- •Transfer direction: LSB first
- •Serial I/O2 interrupt is not used.
- •Transmit control by connecting port P5₅ and CS pin ("L" level active) of peripheral IC
- •M6M80011AP (Mitsubishi) is used as E2PROM

Figure 2.5.29 shows the peripheral circuit example and Figure 2.5.30 shows the timing in write mode.

Figures 2.5.31 and 2.5.32 show the control procedure example.




Fig. 2.5.29 Peripheral circuit example




Fig. 2.5.30 Timing in write mode




Fig. 2.5.31 Control procedure example (1)




Fig. 2.5.32 Control procedure example (2)

2.5 Serial I/O

■ Application example 2 (receive data from E²PROM: read control)

Outline

Data is read from E²PROM by using serial I/O2.

Specifications

- •Synchronous clock: 25 kHz (dividing $f(X_{IN}) = 6.4$ MHz by 256)
- •Transfer direction: LSB first
- •Serial I/O2 interrupt is not used.
- •Transmit control by connecting port P5₅ and CS pin ("L" level active) of peripheral IC
- •M6M80011AP (Mitsubishi) is used as E2PROM

Figure 2.5.33 shows the timing in read mode.

Figures 2.5.34 and 2.5.35 show the control procedure example.

For the peripheral circuit example, refer to "Figure 2.5.29".




Fig. 2.5.33 Timing in read mode




Fig. 2.5.34 Control procedure example (1)




Fig. 2.5.35 Control procedure example (2)

2.5 Serial I/O

2.5.9 Notes on serial I/O2

(1) When using external clock

- The serial I/O2 interrupt request bit is set to "1" by counting eight times of the transfer clock when the synchronous clock is the internal clock or the external clock. However, when using the external clock, the contents of the serial I/O2 register is being shifted continuously while the transfer clock is input to the serial I/O2's circuit. Stop the transfer clock at 8 times. (When using the internal clock, the transfer clock automatically stops.)
- When using the external clock, the Soute pin does not become the high-impedance state after the data transfer is completed. Set "1" to the Soute output control bit of the serial I/O2 control register after the data transfer is completed.
 - When using the internal clock, the S_{OUT2} pin automatically becomes the high-impedance state after the data transfer is completed.
- When an external clock is used as the synchronous clock for data transmission, set the transmit enable bit to "1" at "H" of the SCLK2 input level. Also, write data to the serial I/O2 register at "H" of the SCLK2 input level.

2.5 Serial I/O

2.5.10 Serial I/O3 memory assignment

Serial I/O3 has the following modes: 8-bit serial I/O, arbitrary bit from 1 to 256 bytes serial I/O, automatic transfer up to 256 bytes serial I/O.

Figure 2.5.36 shows the memory assignment of the serial I/O3 relevant registers.




Fig. 2.5.36 Memory assignment of serial I/O3 relevant registers

2.5.11 Serial I/O3 relevant registers

(1) Port P8 direction register

Figure 2.5.37 shows the structure of the port P8 direction register.




Fig. 2.5.37 Structure of port P8 direction register

2.5 Serial I/O

(2) Serial I/O3 register/transfer counter

When the 8-bit serial I/O mode is selected by the serial I/O3 control register 1, this register becomes a buffer register for the data transmit/receive. When selecting the automatic transfer serial I/O mode or the arbitrary bits serial I/O mode, this register becomes the transfer counter.

Figure 2.5.38 shows the structure of the serial I/O3 register/transfer counter.




Fig. 2.5.38 Structure of serial I/O3 register/transfer counter

(3) Serial I/O3 control register 1

This register controls various functions relevant to the serial I/O3. Figure 2.5.39 shows the structure of the serial I/O3 control register 1.




Fig. 2.5.39 Structure of serial I/O3 control register 1

2.5 Serial I/O

(4) Serial I/O3 control register 2

This register controls various functions relevant to the serial I/O3. Figure 2.5.40 shows the structure of the serial I/O3 control register 2.




Fig. 2.5.40 Structure of serial I/O3 control register 2

(5) Serial I/O3 control register 3

This register controls various functions relevent to the serial I/O3. Figure 2.5.41 shows the structure of the serial I/O3 control register 3.




Fig. 2.5.41 Structure of serial I/O3 control register 3

2.5 Serial I/O

(6) Serial I/O3 automatic transfer data pointer

When the automatic transfer serial I/O mode or the arbitrary bit serial I/O mode is selected, set the low-order 8 bits of the start address on the automatic transfer RAM, in which data is stored, to this register. When the automatic transfer RAM transmit/receive address selection bit of the serial I/O3 control register 1 is "0" (transmit and receive addresses match: 200₁₆ to 2FF₁₆), set "00₁₆" to "FF₁₆" to this register. When that bit is "1" (transmit addresses: 200₁₆ to 27F₁₆, receive addresses: 280₁₆ to 2FF₁₆), set "00₁₆" to "7F₁₆" to this register.

Figure 2.5.42 shows the structure of the serial I/O3 automatic transfer data pointer.




Fig. 2.5.42 Structure of serial I/O3 automatic transfer data pointer

2.5.12 8-bit serial I/O mode

In the 8-bit serial I/O mode, the serial I/O synchronous transmit/receive of 8-bit data is performed.

(1) 8-bit serial I/O mode setting method

Figures 2.5.43 and 2.5.44 show the 8-bit serial I/O mode setting method.




Fig. 2.5.43 8-bit serial I/O mode setting method (1)




Fig. 2.5.44 8-bit serial I/O mode setting method (2)

2.5 Serial I/O

(2) 8-bit serial I/O mode application examples

8-bit serial I/O mode application examples are the same as the clock synchronous serial I/O application examples. Refer to section "2.5.8 (2) Clock synchronous serial I/O of serial I/O2 application examples".

2.5.13 Automatic transfer serial I/O mode

In the automatic transfer serial I/O mode, the serial transfer is performed through the serial I/O automatic transfer RAM (addresses 0200₁₆ to 02FF₁₆).

(1) Automatic transfer serial I/O mode setting method

Figures 2.5.45 to 2.5.47 show the automatic transfer serial I/O mode setting method.




Fig. 2.5.45 Automatic transfer serial I/O mode setting method (1)




Fig. 2.5.46 Automatic transfer serial I/O mode setting method (2)




Fig. 2.5.47 Automatic transfer serial I/O mode setting method (3)

(2) Automatic transfer serial I/O mode application examples

■ Outline

The serial transmit/receive control is performed by using the automatic transfer serial I/O.

■ Specifications

- •Transfer clock frequency: 131 kHz ($f(X_{IN}) = 4.19 \text{ MHz/32}$)
- •Transfer direction: LSB first
- •Transmit/receive byte number: 8 bytes are transmitted as 1 block
- •Automatic transfer RAM: addresses 20016 to 20716 used
- •Transfer interval: 244 μ s (32 bits of transfer clock)
- •Serial I/O3 interrupt is not used.

Figure 2.5.48 shows the peripheral circuit example and Figure 2.5.49 shows the timing diagram. Figures 2.5.50 and 2.5.51 show the control procedure example.




Fig. 2.5.48 Peripheral circuit example




Fig. 2.5.49 Timing diagram




Fig. 2.5.50 Control procedure example (1)




Fig. 2.5.51 Control procedure example (2)

2.5.14 Arbitrary bit serial I/O mode

In the arbitrary bit serial I/O mode, the serial transfer of arbitrary bit number is performed through the serial I/O automatic transfer RAM (addresses 0200₁₆ to 02FF₁₆).

(1) Arbitrary bit serial I/O mode setting method

Figures 2.5.52 to 2.5.54 show the arbitrary bit serial I/O mode setting method.




Fig. 2.5.52 Arbitrary bit serial I/O mode setting method (1)




Fig. 2.5.53 Arbitrary bit serial I/O mode setting method (2)




Fig. 2.5.54 Arbitrary bit serial I/O mode setting method (3)

(2) Arbitrary bit serial I/O mode application examples

Outline

The communication between the 3874 group and the external is performed by using a 24-bit I/O expander.

Specifications

- •Transfer clock frequency: 131 kHz (dividing $f(X_{IN}) = 4.19$ MHz by 32)
- •Transfer direction: LSB first
- •Transmit/receive byte number: 24 bits/block
- •Automatic transfer RAM: addresses 020016 to 021716 used
- •Transfer interval: 244 μs (32 bits of transfer clock)
- •Serial I/O3 interrupt is not used.
- •I/O expander: M66010 (Mitsubishi) used

Figure 2.5.55 shows the peripheral circuit example and Figure 2.5.56 shows the timing diagram. Figures 2.5.57 and 2.5.58 show the control procedure example.




Fig. 2.5.55 Peripheral circuit example




Fig. 2.5.56 Timing diagram




Fig. 2.5.57 Control procedure example (1)




Fig. 2.5.58 Control procedure example (2)

2.5 Serial I/O

2.5.15 Notes on serial I/O3

(1) In all modes

■ State of Souts pin

• The Souts output control bit of the serial I/O3 control register 2 can be used to select the state of the Souts pin when serial data is not transferred; either output active or high-impedance. However, when selecting an external synchronous clock; the Souts pin can become the high-impedance state by setting the Souts output control bit to "1" when Sclk3 input is at "H" after transfer completion.

■ Serial I/O initialization bit

- Set "0" to the serial I/O initialization bit of the serial I/O3 control register 1 when terminating a serial transfer during transferring.
- When writing "1" to the serial I/O initialization bit, serial I/O3 is enabled, but each register is not initialized. Set the value of each register by program.

■ Handshake signal

- S_{BUSY3} input signal
 - Input an "H" level to the S_{BUSY3} input and an "L" level signal to the \overline{S}_{BUSY3} input in the initial state. When the external synchronous clock is selected, switch the input level to the S_{BUSY3} input and the \overline{S}_{BUSY3} input while the S_{CLK3} input is in "H" state.
- SRDY3 input•output signal
 When selecting the internal synchronous clock, input an "L" level to the SRDY3 input and an "H" level signal to the SRDY3 input in the initial state.

(2) 8-bit serial I/O mode

■ When selecting external synchronous clock

When an external synchronous clock is selected, the contents of the serial I/O3 register are being shifted continually while the transfer clock is input to Sclk3. In this case, control the clock externally.

(3) In automatic transfer serial I/O mode

■ Set of automatic transfer interval

- When the S_{BUSY3} output is used, and the S_{BUSY3} output and the S_{STB3} output function as signal for each transfer data set by the S_{BUSY3} output•S_{STB3} output function selection bit; the transfer interval is necessary before the first data is transmitted/received, and after the last data is transmitted/received. Accordingly, regardless of the contents of the S_{BUSY3} output•S_{STB3} output function selection bit, this transfer interval becomes 2 cycles longer than the value set for each 1-byte data.
- When using the S_{STB3} output, regardless of the contents of the S_{BUSY3} output •S_{STB3} output function selection bit, this transfer interval becomes 2 cycles longer than the value set by the automatic transfer interval select bit of the serial I/O3 control register 3 for each 1-byte data.
- When using the combined output of S_{BUSY3} and S_{STB3} as the signal for each transfer data set, the transfer interval after completion of transmission/reception of the last data becomes 2 cycles longer than the value set by the automatic transfer interval select bit.
- ullet Set the transfer interval of each 1-byte data transmission to 5 or more cycles of the internal clock ϕ after the rising edge of the last bit of a 1-byte data.
- When selecting an external clock, the automatic transfer interval cannot be set.

2.5 Serial I/O

■ Set of serial I/O3 transfer counter

- Write the value decremented by 1 from the number of transfer data bytes to the serial I/O3 transfer counter.
- When selecting an external clock, after write a value to the serial I/O3 register/transfer counter, wait for 5 or more cycles of internal clock φ before inputting the transfer clock to the Sclk3 pin.

■ Serial I/O initialization bit

A serial I/O3 interrupt request occurs when "0" is written to the serial I/O initialization bit during an operation. Disable the interrupt enable bit as necessary by program.

(4) Arbitrary bit serial I/O mode

■ Set of serial I/O3 transfer counter

- Write the value decremented by 1 from the number of transfer data bits to the serial I/O3 register/transfer counter.
- When selecting an external clock, after write a value to the serial I/O3 register/transfer counter, wait for 5 or more cycles of internal clock ϕ before inputting the transfer clock to the Sclk3 pin.

■ Set of automatic transfer interval

- When selecting an external clock, the automatic interval cannot be set.
- When using the SBUSY3 output, the transfer interval is necessary before the first data is transmitted/received, and after the last data is transmitted/received. When using the SSTB3 output, this transfer interval becomes 2 cycles longer than the value set for each 8-bit data. In addition, when using the combined output of SBUSY3 and SSTB3, the transfer interval after completion of transmission/reception of the last data becomes 2 cycles longer than the set value.

■ Receive data

If the last data does not fill 8 bits, the receive data stored in the serial I/O3 automatic transfer RAM becomes the closest MSB odd bit when the transfer direction select bit is set to LSB first, or the closest LSB odd bit when the transfer direction select bit is set to MSB first.

2.6 A-D converter and D-A converter

2.6 A-D converter and D-A converter

2.6.1 Memory assignment

Figure 2.6.1 shows the memory assignment of A-D converter and D-A converter relevant registers. Each of these registers is described below.




Fig. 2.6.1 Memory assignment of A-D converter and D-A converter relevant registers

2.6.2 Relevant register

- (1) Port Pi direction register (i = 6 to 8)
 - To set port P6 direction register to the input mode, set "0" to bit corresponding to analog input pin to be used for A-D converter.
 - When using the ADT pin input as the A-D converter start factor, set "0" to bit 7 of the port P7 direction register to the input mode.
 - When using the D-A converter, Set "0" to bit 0 of the port P8 direction register to the input mode.

Figure 2.6.2 shows the structure of the port Pi direction register.




Fig. 2.6.2 Structure of port Pi direction register (i = 6 to 8)

2.6 A-D converter and D-A converter

(2) A-D control register

The A-D control register controls A-D converter and D-A converter each. Figure 2.6.3 shows the structure of the A-D control register.




Fig. 2.6.3 Structure of A-D control register

(3) A-D/D-A conversion register

When using the A-D converter, the result of an A-D conversion is stored in this register. When using the D-A converter, The D-A conversion is started by setting a value in this register. Figure 2.6.4 shows the structure of the A-D/D-A conversion register.




Fig. 2.6.4 Structure of A-D/D-A conversion register

2.6 A-D converter and D-A converter

2.6.3 A-D converter

(1) Setting method of A-D converter

Figures 2.6.5 and 2.6.6 show the setting method of A-D converter.




Fig. 2.6.5 A-D converter setting method (1)




Fig. 2.6.6 A-D converter setting method (2)

2.6 A-D converter and D-A converter

(2) A-D converter application examples

Outline

The voltage and temperature of a battery are detected by using A-D converter.

Specifications

A-D conversion is performed at 1-second intervals and data of a battery voltage and a battery temperature is input. The voltage data or the temperature data is input in ADT/AD converter interrupt processing routine which is generated at A-D conversion completed. Analog input pins are also selected.

Figure 2.6.7 shows the peripheral circuit example, and Figures 2.6.8 and 2.6.9 show the control procedure example.




Fig. 2.6.7 Peripheral circuit example




Fig. 2.6.8 Control procedure example (1)




Fig. 2.6.9 Control procedure example (2)

2.6.4 D-A converter

(1) Setting method of D-A converter

Figure 2.6.10 shows the setting method of D-A converter.




Fig. 2.6.10 D-A converter setting method

2.6 A-D converter and D-A converter

(2) D-A converter application examples

Outline

The volume of a speaker output is modulated by using D-A converter.

Specifications

For a musical interval, the sound period is modulated by timer X so that the definite sound ("la": about 440 Hz) can be output.

For the volume of sound, an amplitude of sound is modulated by D-A output value. The D-A output value is switched in the timer X interrupt processing routine.

 $f(X_{IN}) = 6 \text{ MHz is used.}$

Figure 2.6.11 shows the speaker output example and Figure 2.6.12 shows the peripheral circuit example.

Figures 2.6.13 and 2.6.14 shows the control procedure example.




Fig. 2.6.11 Speaker output example




Fig. 2.6.12 Peripheral circuit example




Fig. 2.6.13 Control procedure example (1)

2.6 A-D converter and D-A converter




Fig. 2.6.14 Control procedure example (2)

2.6.5 Notes on use

(1) Analog input pin

Make the signal source impedance for analog input low, or equip an analog input pin with an external capacitor of $0.01\mu\text{F}$ to $1\mu\text{F}$. Further, be sure to verify the operation of application products on the user side.

Reason

An analog input pin includes the capacitor for analog voltage comparison. Accordingly, when signals from signal source with high impedance are input to an analog input pin, charge and discharge noise generates. This may cause the A-D conversion precision to be worse.

(2) A-D converter power source pin

Pins AVss are A-D converter power source pins. Regardless of using the A-D conversion function or not, connect them as following:

· AVss: Connect to the Vss line

Reason

If the AVCC and the AVSS pin are opened, the microcomputer may have a failure because of noise or others. Also, if the AVCC pin is connected to the VSS pin, current flows from AVCC to VSS.

(3) Reference voltage input pin VREF

When using A-D converter or D-A converter, apply a voltage of 2 V to Vcc to the reference voltage input pin V_{REF}. Note that if the V_{REF} value is lowered, the accuracy degrades.

(4) Clock frequency during A-D conversion

The comparator consists of a capacity coupling, and a charge of the capacity will be lost if the clock frequency is too low. Thus, make sure the following during an A-D conversion.

- f(XIN) is 500 kHz or more
- Do not execute the STP instruction and WIT instruction

(5) A-D/D-A conversion register

The A-D/D-A conversion register functions as an A-D conversion register during a read and a D-A conversion during a write. Accordingly, the D-A conversion register set value cannnot be read out.

(6) Inputting falling signal to ADT pin during A-D conversion when using external trigger

When inputting the falling signal to the ADT pin during A-D conversion, A-D conversion which is in progress is stopped, and A-D conversion is started again.

(7) Set analog input pin to input mode

When using the A-D converter, set port P6 pins used as the analog input pins to an input port. When using the D-A converter, set P8₀/DA pin as input port.

(8) Connecting D-A output pin to low-impedance load when using D-A converter

The DA output pin does not include a buffer, so that use an external buffer when connecting a peripheral circuit having a low-impedance load.

(9) Vcc when using D-A converter

The D-A converter accuracy when Vcc is 4.0 V or less differs from that of when Vcc is 4.0 V or more. When using the D-A converter, we recomend that Vcc is used at 4.0 V or more.

2.7 Watchdog timer

2.7 Watchdog timer

The watchdog timer is a 20-bit down-count counter and consists of a low-order 8 bits and a high-order 12 bits. "1" is subtracted from the watchdog timer each time a count source inputs.

The watchdog timer can be also used as a 16-bit timer.

2.7.1 Memory assignment

Figure 2.7.1 shows the memory assignment of watchdog timer relevant register.




Fig. 2.7.1 Memory assignment of watchdog timer relevant register

2.7.2 Relevant register

(1) Watchdog timer control register

The watchdog timer starts counting by writing an arbitrary value to the watchdog timer control register.

Figure 2.7.2 shows the structure of the watchdog timer control register.




Fig. 2.7.2 Structure of watchdog timer control register

2.7 Watchdog timer

2.7.3 Watchdog timer application example

Outline

When a program runs away, the watchdog timer make the microcomputer return to the reset state.

Specifications

- •When the watchdog timer H underflows, it is judged as unexpected program, and the microcomputer is returned to the reset state.
- •Bit 7 of the watchdog timer control register is set to "0" at 1-cycle intervals in the main routine before underflow of the watchdog timer H. (Initialization of watchdog timer value)
- • $f(X_{IN})/2$ (high-speed mode) is used as the system clock.
- •Underflow of the watchdog timer L is used as the count source of the watchdog timer H.
- When 2.6 s(at $f(X_{IN}) = 6.4$ MHz) has passed, the watchdog timer L underflow.
- Figure 2.7.3 shows the connection of watchdog timer and the setting of the division ratio.
- Figure 2.7.4 shows the control procedure example.




Fig. 2.7.3 Connection of watchdog timer and setting of division ratio




Fig. 2.7.4 Control procedure example

2.7 Watchdog timer

2.7.4 Notes on use

- The watchdog timer continues to count even while waiting for Stop release. Accordingly, make sure that watchdog timer does not underflow during this term.
- Once a "1" is written to the STP instruction disable bit of the watchdog timer control register, it cannot be programmed to "0" again.

2.8 Reset circuit

The reset state is caused by applying an "L" level to the \overline{RESET} pin. After that, the reset state is released by applying an "H" level to the \overline{RESET} pin, so that the program is executed in the middle-speed mode from the contents of the reset vector address.

2.8.1 Connection example of reset IC

Figure 2.8.1 shows the example of power-on reset circuit. Figure 2.8.2 shows the system example which switches to the RAM back-up mode by detecting a drop of the system power source voltage with the INT interrupt.




Fig. 2.8.1 Example of power-on reset circuit




Fig. 2.8.2 RAM back-up system example

2.8 Reset circuit

2.8.2 Notes on use

(1) Reset input voltage control

Make sure that the reset input voltage is 0.6 V or less for Vcc of 3.0 V.

(2) Connecting capacitor

In case where the RESET signal rise time is long, connect a ceramic capacitor or others across the $\overline{\text{RESET}}$ pin and the Vss pin. And use a 1000 pF or more capacitor for high frequency use. When connecting the capacitor, note the following :

- Make the length of the wiring which is connected to a capacitor as short as possible.
- Be sure to verify the operation of application products on the user side.

Reason

If the several nanosecond or several ten nanosecond impulse noise enters the $\overline{\text{RESET}}$ pin, it may cause a microcomputer failure.

2.9 Clock generating circuit

The 3874 group has two built-in oscillation circuits to obtain clocks required for operation.

- X_{IN}-X_{OUT} oscillation circuit
 Main clock (X_{IN} input) oscillation circuit
- Xcin-Xcout oscillation circuit Sub-clock (Xcin) oscillation circuit

In the following modes, CPU can operate and function in the low power dissipation.

- Stop mode by STP instruction execution
- Wait mode by WIT instruction execution

2.9.1 Relevant register

Figure 2.9.1 shows the structure of the CPU mode register.




Fig. 2.9.1 Structure of CPU mode register

2.9 Clock generating circuit

2.9.2 Setting method

The operation modes of the 3874 group are classified as follows:

- Reset
- High-speed mode ($\phi = f(X_{IN})/2$)
- Middle-speed mode ($\phi = f(X_{IN})/8$)
- Low-speed mode ($\phi = f(X_{CIN})/2$)
- Double-speed mode $(\phi = f(X_{IN}))$
- Stop mode (by STP instruction execution)
- Wait mode (by WIT instruction execution)

For the state transitions of system clock, refer to "Figure 71" of "CHAPTER 1. HARDWARE".

(1) Setting method when using low-speed mode

Figure 2.9.2 shows the switch method from the high-/middle-/double-speed mode to the low-speed mode.

Figure 2.9.3 shows the switch method from the low-speed mode to the high-/middle-speed mode.

Figure 2.9.4 shows the switch method from the low-speed mode to the double-speed mode.




Fig. 2.9.2 Switch method from high-/middle-/double-speed mode to low-speed mode




Fig. 2.9.3 Switch method from low-speed mode to high-/middle-speed mode




Fig. 2.9.4 Change method from low-speed mode to double-speed mode

2.9 Clock generating circuit

(2) Stop mode release method

The transition from the high-/middle-/low-/double-speed mode to the stop mode can be performed by execution the STP instruction. However, when the STP instruction disable bit of the watchdog timer control register (address $001E_{16}$) is "1"; if the STP instruction is executed, it is managed as an undefined instruction and reset occurs.

The stop mode is released by reset input or interrupt request occurrence. The interrupt sources to be used for return are shown below.

- INT₀ to INT₅
- CNTR₀, CNTR₁
- Serial I/O using external clock
- Timer (timer X, timer Y) using external clock
- Key input (key-on wake-up)
- A-D converter start trigger input

When the above interrupt sources are used for return from the stop mode, perform the setting to enable interrupt to be used shown in Figure 2.9.5 before STP instruction execution.




Fig. 2.9.5 Return method by interrupt (at STP instruction execution)

2.9 Clock generating circuit

(3) Wait mode setting method

The transition from the high-/middle-/low-/double-speed mode to the wait mode can be performed by execution the WIT instruction.

The wait mode is released by reset input or an interrupt request occurrence.

When an interrupt source is used for return from the wait mode, set interrupt to be used to the enable state by performing the setting shown in Figure 2.9.6 before the WIT instruction execution.

Process 1: Set "0" to the request bit to be used from return. (Note)

Process 2: Set "1" to the interrupt enable bit of an interrupt to be used for return. (Note)

Note: For interrupt, refer to "INTERRUPTS" of "CHAPTER 1. HARDWARE" and section "2.2 Interrupts".

Process 3: Set "0" to the interrupt disable flag (I).

Fig. 2.9.6 Return method by interrupt (at WIT instruction execution)

2.9 Clock generating circuit

2.9.3 Clock generating circuit application example

(1) Application example 1 (state transition at power stoppage)

Outline

At power stoppage, the clock is counted up 1-second intervals by using the timer interrupt.

Specifications

- •The power dissipation is reduced as low as possible as, maintaining the clock function.
- •Clock: $f(X_{IN}) = 4.19 \text{ MHz} (4.194304M = 2^{22}M)$
- •Sub-clock: $f(X_{CIN}) = 32.768 \text{ kHz}$

Figure 2.9.7 shows the peripheral circuit example and Figure 2.9.8 shows the state transition at power stoppage.

Figure 2.9.9 shows the control procedure example.




Fig. 2.9.7 Peripheral circuit example




Fig. 2.9.8 State transition at power stoppage




Fig. 2.9.9 Control procedure example

2.9 Clock generating circuit

(2) Application example 2 (Correct count method of timer at power stoppage)

Outline

The correct count of the timer is maintained at power stoppage.

Specifications

- •The power dissipation is reduced as low as possible as, maintaining the clock function.
- •Clock: $f(X_{IN}) = 4.19 \text{ MHz} (4.194304M = 2^{22}M)$
- •Sub-clock: $f(X_{CIN}) = 32.768 \text{ kHz}$
- •Timer 3 interrupt used

For the peripheral circuit example and the state transition at power stoppage, refer to Figures 2.9.7 and 2.9.8. Figure 2.9.10 shows the structure of the timer counter and Figure 2.9.11 shows the control procedure example.




Fig. 2.9.10 Structure of timer counter




Fig. 2.9.11 Control procedure example

2.9 Clock generating circuit

2.9.4 Notes on use

(1) In all mode

- Use the circuit constants recommended by the resonator manufacturer.
- No external resistor is needed between pins X_{IN} and X_{OUT} because a feed-back resistor is included. However, an external feed-back resistor is needed between pins X_{CIN} and X_{COUT}.
- Use the oscillation circuit of the XCIN side in the condition that the pull-up circuit between pins XCIN and XCOUT is valid.
- If switching the mode between low-speed and double-speed, switch the mode to middle/high-speed first, and then switch the mode to double-speed by program. Do not switch the mode from low-speed to doublespeed directly. 1 to 4 machine cycles are required for switching from low-speed mode to other mode. Insert "clock switch timing wait" for switching the mode to middle/highspeed certainly, and then switch the mode to double-speed.

Table 2.9.1 lists the recommended transition process for system clock switch.

Figure 2.9.12 shows the program example.

 When switching between the modes, set the frequency under the condition of f(X_{IN})
 > 3f(X_{CIN}).

Table 2.9.1 Clock switch combination

Recommended transition process				
Low-speed→High-speed	Middle-speed→High-speed			
Low-speed→Middle-speed	Middle-speed→Middle-speed			
Double-speed→High-speed	Middle-speed→Low-speed			
Double-speed→Middle-speed	High-speed→Double-speed			
Double-speed→Low-speed	High-speed→Mlddle-speed			
	High-speed→Low-speed			

Fig. 2.9.12 Program example

- Use the LDM, STA, etc. instructions to modify the division ratio of the internal clock ϕ . (Do not use read-modify-write instructions such as CLB, SEB, etc.)
- When oscillation of the main clock X_{IN} is restarted, after setting the main clock stop bit to "0" sufficient time to stabilize oscillation by program.

(2) In low-speed mode

● The sub-clock Xcin-Xcout oscillating circuit can not use input clocks externally. Accordingly, make sure to use an external resonator.

(3) In stop mode

- Set the interrupt enable bits of timer 1 and timer 2 to the disabled state ("0") before executing the STP instruction.
- Oscillation restarts at reset or when an external interrupt is received, but the internal clock ϕ is not supplied to the CPU until timer 2 underflows. It is because that retains time to stabilize oscillation using a ceramic resonator, etc. Set values for stabilizing oscillation to the timer 1 latch and the timer 2 latch before executing the STP instruction.
- When using the external interrupt input pin sharing with an I/O port, set "0" (input mode) to the direction register of a pin to be used before execution of the STP instruction.
- When using an interrupt for release from the stop mode, set the interrupt to the enable state before execution of the STP instruction.

(4) In wait mode

- When using an interrupt for release from the wait mode, set the interrupt to the enable state before execution of the WIT instruction.
- When using the external interrupt input pin sharing with an I/O port, set "0" (input mode) to the direction register of a pin to be used before execution of the WIT instruction.

2.10 Application circuit example

Figure 2.10.1 shows the application example to a low-speed LAN bus.




Fig. 2.10.1 Application circuit example to low-speed LAN bus

2.10 Application circuit example

MEMORANDUM

CHAPTER 3

APPENDIX

- 3.1 Electrical characteristics
- 3.2 Standard characteristics
- 3.3 Notes on programming
- 3.4 Countermeasures against noise
- 3.5 Control registers
- 3.6 Package outline
- 3.7 List of instruction codes
- 3.8 Machine instructions
- 3.9 SFR allocation
- 3.10 Pin configuration

3.1 Electrical characteristics

3.1 Electrical characteristics

Table 3.1.1 Absolute maximum ratings

(extended operating temperature version and automotive version)

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Power source voltage		-0.3 to 7.0	V
VI	Input voltage P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67, P70–P77, P80–P87, VREF		-0.3 to Vcc +0.3	V
VI	Input voltage RESET, XIN	All voltages are based on Vss. Output		
VI	Input voltage P97	transistors are cut off.	–0.3 to Vcc +0.3	V
	Output voltage		-0.3 to Vcc +0.3	V
Vo	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87, XOUT		-0.3 to Vcc +0.3	V
Pd	Power dissipation	Ta = 25°C	500	mW
Topr	Operating temperature		-40 to 85	°C
Tstg	Storage temperature		-60 to 150	°C

Table 3.1.2 Recommended operating conditions

(extended operating temperature version and automotive version, Vcc = 3.0 to 5.5 V, Ta = -40 to 85 °C, unless otherwise noted)

Symbol	Parameter		Powe	er source vo	oltage	Unit
Symbol		r alametei		Тур.	Max.	Unit
		At operating data link layer communication control circuit	4.0	5.0	5.5	V
		Double-speed mode	4.0	5.0	5.5	V
Vcc	Power source	High-speed mode	4.0	5.0	5.5	V
	voltage	Middle-speed mode	3.0	5.0	5.5	V
		Low-speed mode	3.0	5.0	5.5	V
Vss	Power source	voltage		0		V
VREF	Analog referer	nce voltage (when A-D converter is used)	2.0		Vcc	V
VKEF	Analog reference voltage (when D-A converter is used)		3.0		Vcc	V
AVss	Analog power	Analog power source voltage		0		V
VIA	Analog input v	oltage ANo to AN7	AVss		Vcc	V
ViH	"H" input voltage P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67, P70–P77, P80–P87, P97		0.8Vcc		Vcc	V
VIH	"H" input volta	ge RESET, XIN	0.8Vcc		Vcc	V
VIL	"L" input voltage P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67, P70–P77, P80–P87, P97		0		0.2Vcc	V
VIL	"L" input voltag	ge RESET	0		0.2Vcc	V
VIL	"L" input voltag	ge XIN	0		0.16Vcc	V

Table 3.1.3 Recommended operating conditions (1)

(extended operating temperature version and automotive version, Vcc = 3.0 to 5.5 V, Ta = -40 to 85 °C, unless otherwise noted)

Symbol	Parameter	Limits			Unit	
Syllibol	i didilictei	Min.	Тур.	Max.	Offic	
$\Sigma \text{IOH(peak)}$	"H" total peak output current (Note 1) P00–P07, P10–P17, P20–P27, P30–P37, P80–P87			-80	mA	
Σ IOH(peak)	"H" total peak output current P40-P47, P50-P57, P60-P67, P70-P77			-80	mA	
Σ IOL(peak)	"L" total peak output current P00–P07, P10–P17, P20–P27, P30–P37, P80–P87			80	mA	
Σ IOL(peak)	"L" total peak output current P40–P47, P50–P57, P60–P67, P70–P77			80	mA	
Σ IOH(avg)	"H" total average output current (Note 1) P00–P07, P10–P17, P20–P27, P30–P37, P80–P87			-40	mA	
Σ IOH(avg)	"H" total average output current P40-P47, P50-P57, P60-P67, P70-P77			-40	mA	
Σ IOL(avg)	"L" total average output current P00–P07, P10–P17, P20–P27, P30–P37, P80–P87			40	mA	
Σ IOL(avg)	"L" total average output current P40–P47, P50–P57, P60–P67, P70–P77			40	mA	
IOH(peak)	"H" peak output current (Note 2) P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67, P70–P77, P80–P87			-10	mA	
IOL(peak)	"L" peak output current P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67, P70–P77, P80–P87			10	mA	
IOH(avg)	"H" average output current (Note 3) P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67, P70–P77, P80–P87			-5.0	mA	
IOL(avg)	"L" average output current P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60–P67, P70–P77, P80–P87			5.0	mA	
f(CNTR ₀) f(CNTR ₁)	Timer X, timer Y input oscillation frequency (at duty cycle of 50%)			2.5	MHz	
f(XIN)	Main clock input oscillation frequency (Note 4)			6.4	MHz	
f(XCIN)	Sub-clock input oscillation frequency (Notes 4, 5)		32.768	50	kHz	

Notes 1: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms. The total peak current is the peak value of all the currents.

- 2: The peak output current is the peak current flowing in each port.
- 3: The average output current IOL(avg), IOH(avg) in an average value measured over 100 ms.
- 4: Choose an external oscillator which ensures no warps in the oscillation waveform as well as sufficient amplitude for the main clock oscillation circuit. Use according to the manufacturer's recommended conditions.

Table 3.1.4 Recommended operating conditions (2) (EPROM or One Time PROM version)

(Vcc = 3.0 to 5.5 V, Ta = -40 to 85 °C, unless otherwise noted)

Cumbal	Combal December		Limits			Unit
Symbol Parameter		Min.	Тур.	Max.	Unit	
	Main algalainnut	High-speed mode/Middle-speed mode			6.4	MHz
f(XIN)	Main clock input oscillation frequency	Double-speed mode (4.0 ≤ VCC < 4.5V)			2.8Vcc-6.2	MHz
	- Coomanon noquency	Double-speed mode (4.5 ≤ VCC ≤ 5.5V)			6.4	MHz

Note 5: When using the microcomputer in the low-speed mode, set the sub-clock input oscillation frequency on condition that f(XCIN) < f(XIN)/3.

3.1 Electrical characteristics

Table 3.1.5 Electrical characteristics

(extended operating temperature version and automotive version, Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta = -40 to 85 °C, unless otherwise noted)

Symbol Parameter	Parameter	Test conditions	Limits			Unit
	Parameter	rest conditions	Min.	Тур.	Max.	Offic
Vон	"H" output voltage P00–P07, P10–P17, P20–P27, P30–P37,	IOH = -10 mA VCC = 4.0-5.5 V	Vcc-2.0			V
VOH	P40–P47, P50–P57, P60–P67, P80–P87 (Note)	IOH = -1 mA VCC = 3.0-5.5 V	Vcc-1.0			V
Vol	"L" output voltage P00–P07, P10–P17, P20–P27, P30–P37,	IOL = 10 mA VCC = 4.0-5.5 V			2.0	V
VOL	P40–P47, P50–P57, P60–P67, P70–P77, P80–P87	IOL = 1.0 mA VCC = 3.0-5.5 V			1.0	V
VT+-VT-	Hysteresis INT0-INT5, ADT, CNTR0, CNTR1			0.5		V
VT+-VT-	Hysteresis RXD, SCLK1, SIN2, SCLK2, P20–P27	Valid hysteresis only when these pins is used as the function		0.5		V
VT+-VT-	Hysteresis RESET			0.5		V
Іін	"H" input current P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87	VI = VCC			5.0	μА
Іін	"H" input current P97	VI = VCC			5.0	μА
IIн	"H" input current RESET	VI = VCC			5.0	μА
Іін	"H" input current XIN	VI = VCC		4.0		μА
IIL	"L" input current P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87	VI = VSS			-5.0	μА
lıL	"L" input current P97	VI = VSS			-5.0	μΑ
lıL	"L" input current RESET	VI = VSS			-5.0	μА
lıL	"L" input current XIN	VI = VSS		-4.0		μА
VRAM	RAM hold voltage	When clock stopped	2.0		5.5	V

Note: When P45/TxD, P71/SOUT2, and P72/SCLK2 are CMOS output states (when not P-channel output disable states)

Table 3.1.6 Electrical characteristics

(extended operating temperature version and automotive version, Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta = -40 to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit	
Суппоот	1 didiliotoi			Min.	Тур.	Max.	Orinc
		Double-speed mode, at of communication control of f(XIN) = 6.29 MHz f(XCIN) = 32 kHz Output transistors "off" During A-D conversion			18.0	24.0	mA
		Double-speed mode, at s communication control ci f(XIN) = 6.29 MHz f(XCIN) = 32 kHz Output transistors "off" During A-D conversion			12.0	18.0	mA
		Double-speed mode, at s communication control ci f(XIN) = 6.29 MHz (in WIT f(XCIN) = 32 kHz Output transistors "off" During A-D conversion	rcuit		2.0	3.5	mA
Icc Power source current	High-speed mode, at ope communication control ci f(XIN) = 6.29 MHz f(XCIN) = 32 kHz Output transistors "off" During A-D conversion			12.0	19.0	mA	
		High-speed mode, at stop communication control ci f(XIN) = 6.29 MHz f(XCIN) = 32 kHz Output transistors "off" During A-D conversion			8.0	12.0	mA
		High-speed mode, at stop communication control ci f(XIN) = 6.29 MHz (in WIT f(XCIN) = 32 kHz Output transistors "off" During A-D conversion	rcuit		2.0	3.5	mA
	Low-speed mode (Vcc = f(Xin) = stopped f(Xcin) = 32 kHz Low power dissipation modutput transistors "off"	,		60	200	μΑ	
		Low-speed mode (Vcc = f(XIN) = stopped f(XCIN) = 32 kHz (in WIT Low power dissipation modutput transistors "off"	state) ode (CM5 = 0)		20	40	μΑ
		All oscillation stopped (in STP state)	Ta = 25 °C (Note)		0.1	1.0	μА
		Output transistors "off"	Ta = 85 °C (Note)			10	μА

Note: The A-D conversion is inactive. (The A-D conversion complete.) VREF current is not included.

3.1 Electrical characteristics

Table 3.1.7 A-D converter characteristics

(extended operating temperature version and automotive version, $V_{CC} = 4.0$ to 5.5 V, $V_{SS} = AV_{SS} = 0$ V, $V_{REF} = 2.0$ V to V_{CC} , $T_{CC} = -40$ to 85 °C, unless otherwise noted)

Symbol Parameter	Test conditions		Unit			
Symbol	Parameter	rest conditions	Min.	Тур.	Max.	Unit
_	Resolution				8	Bits
_	Absolute accuracy (excluding quantization error)			±1	±2.5	LSB
tconv	Conversion time				50	tc(ϕ)
RLADDER	Ladder resistor		12	35	100	kΩ
IVREF	Reference power source input current	VREF = 5.0 V	50	150	200	μΑ
II(AD)	Analog port input current			0.5	5.0	μΑ

Table 3.1.8 D-A converter characteristics

(extended operating temperature version and automotive version, $V_{CC} = 4.0$ to 5.5 V, $V_{SS} = AV_{SS} = 0$ V, $V_{REF} = 2.0$ V to V_{CC} , $T_{A} = -40$ to 85 °C, unless otherwise noted)

Symbol Para	Donomotor	Took oon ditions		Unit		
	Parameter	Test conditions	Min.	Тур.	Max.	Unit
_	Resolution				8	Bits
_	Absolute accuracy				1.0	%
tsu	Setting time				3.0	μs
RO	Output resistor		1	2.5	4.0	kΩ
IVREF	Reference power source input current				3.2	mA

TIMING REQUIREMENTS

Table 3.1.9 Timing requirements

(extended operating temperature version and automotive version, $V_{CC} = 4.0$ to 5.5 V, $V_{SS} = 0$ V, Ta = -40 to 85 °C, unless otherwise

Comple al	Parameter		Limits			
Symbol		Min.	Тур.	Max.	Unit	
tw(RESET)	Reset input "L" pulse width	2			μs	
tc(XIN)	External clock input cycle time	159			ns	
twh(XIN)	External clock input "H" pulse width	63			ns	
twl(XIN)	External clock input "L" pulse width	63			ns	
tc(CNTR)	CNTR ₀ , CNTR ₁ input cycle time	200			ns	
twh(CNTR)	CNTR ₀ , CNTR ₁ input "H" pulse width	80			ns	
twH(INT)	INTo to INTs input "H" pulse width	80			ns	
twL(CNTR)	CNTR ₀ , CNTR ₁ input "L" pulse width	80			ns	
twL(INT)	INTo to INTs input "L" pulse width	80			ns	
tc(Sclk1)	Serial I/O1 clock input cycle time (Note)	800			ns	
tC(SCLK2)	Serial I/O2 clock input cycle time	1000			ns	
tC(SCLK3)	Serial I/O3 clock input cycle time	1000			ns	
twh(Sclk1)	Serial I/O1 clock input "H" pulse width (Note)	370			ns	
twh(Sclk2)	Serial I/O2 clock input "H" pulse width	400			ns	
twh(Sclk3)	Serial I/O3 clock input "H" pulse width	400			ns	
twL(ScLK1)	Serial I/O1 clock input "L" pulse width (Note)	370			ns	
twL(Sclk2)	Serial I/O2 clock input "L" pulse width	400			ns	
twL(Sclk3)	Serial I/O3 clock input "L" pulse width	400			ns	
tsu(RxD-SCLK1)	Serial I/O1 input setup time	220			ns	
tsu(SIN2-SCLK2)	Serial I/O2 input setup time	200			ns	
tsu(RIN3-SCLK3)	Serial I/O3 input setup time	200			ns	
th(SCLK1-RxD)	Serial I/O1 input hold time	100			ns	
th(SCLK2-SIN2)	Serial I/O2 input hold time	200			ns	
th(SCLK3-SIN3)	Serial I/O3 input hold time	200			ns	

Note: When bit 6 of address 001A16 is "1" (clock synchronous).

Divide this value by four when bit 6 of address 001A16 is "0" (UART).

3.1 Electrical characteristics

Table 3.1.10 Switching characteristics

(extended operating temperature version and automotive version, $V_{CC} = 4.0$ to 5.5 V, $V_{SS} = 0$ V, $T_{A} = -40$ to 85 °C, unless otherwise noted)

Cymphol	Doromotor	Limit	Limits			
Symbol	Parameter	Min.	Тур.	Max.	Unit	
twh (Sclk1)	Serial I/O1 clock output "H" pulse width	tc(SclK1)/2-30			ns	
twh (Sclk2)	Serial I/O2 clock output "H" pulse width (Note 1)	tc(Sclk2)/2-30			ns	
twh (Sclk3)	Serial I/O3 clock output "H" pulse width (Note 5)	tc(Sclk3)/2-30			ns	
tWL (SCLK1)	Serial I/O1 clock output "L" pulse width	tc(Sclk1)/2-30			ns	
twl (Sclk2)	Serial I/O2 clock output "L" pulse width (Note 1)	tc(Sclk2)/2-30			ns	
twl (Sclk3)	Serial I/O3 clock output "L" pulse width (Note 5)	tc(Sclk3)/2-30			ns	
td (SCLK1-TXD)	Serial I/O1 output delay time (Note 3)			140	ns	
td (SCLK2-SOUT2)	Serial I/O2 output delay time (Notes 1, 2)			140	ns	
td (SCLK3-SOUT3)	Serial I/O3 output delay time (Notes 5, 6)			140	ns	
tv (Sclk1-TxD)	Serial I/O1 output valid time (Note 3)	-30			ns	
tv (Sclk2-Sout2)	Serial I/O2 output valid time (Notes 1, 2)	0			ns	
tv (Sclk3-Sout3)	Serial I/O3 output valid time (Notes 5, 6)	0			ns	
tr (SCLK1)	Serial I/O1 clock output rising time		10	30	ns	
tf (SCLK1)	Serial I/O1 clock output falling time		10	30	ns	
tr (SCLK2)	Serial I/O2 clock output rising time (Note 1)		10	30	ns	
tf (SCLK2)	Serial I/O2 clock output falling time (Note 1)		10	30	ns	
tr (SCLK3)	Serial I/O3 clock output rising time (Note 5)		10	30	ns	
tf (SCLK3)	Serial I/O3 clock output falling time (Note 5)		10	30	ns	
tr (CMOS)	CMOS output rising time (Note 4)		10	30	ns	
tf (CMOS)	CMOS output falling time (Note 4)		10	30	ns	

Notes 1: When P72/SCLK2 is CMOS output.

- 2: When P71/SOUT2 is CMOS output.
- 3: When P45/TxD is CMOS output.
- 4: The XOUT pin is excluded.
- 5: When P84/SCLK3 is CMOS output.
- 6: When P82/SOUT3 is CMOS output.




Fig. 3.1.1 Circuit for measuring output switching characteristics

3.1 Electrical characteristics




Fig. 3.1.2 Timing diagram (in single-chip mode)

3.2 Standard characteristics

3.2.1 Power source current standard characteristics (Icc-Vcc characteristics)

Figures 3.2.1 to 3.2.3 show the Icc - Vcc characteristics.




Fig. 3.2.1 Icc - Vcc characteristics (in double-speed mode)




Fig. 3.2.2 Icc - Vcc characteristics (in high-speed mode)

3.2 Standard characteristics




Fig. 3.2.3 Icc - Vcc characteristics (in low-speed mode)

3.2.2 Current dissipation frequency characteristics (Icc-f(XIN) characteristics)

Figures 3.2.4 and 3.2.5 show the Icc $-f(X_{IN})$ characteristics.




Fig. 3.2.4 Icc – $f(X_{IN})$ characteristics (in double-speed mode)




Fig. 3.2.5 Icc − f(X_{IN}) characteristics (in high-speed mode)

3.2 Standard characteristics

3.2.3 Port standard characteristics

Figures 3.2.6 to 3.2.8 show the port standard characteristics.




Fig. 3.2.6 Programmable I/O port (CMOS output) P-channel side IoH - VoH characteristics




Fig. 3.2.7 Programmable I/O port (CMOS output) N-channel side IoL - Vol characteristics




Fig. 3.2.8 Programmable I/O port (CMOS output) I_{IL} − V_I characteristics when connecting pull-up transistor

3.2 Standard characteristics

3.2.4 A-D conversion standard characteristics

Figure 3.2.9 shows the A-D conversion standard characteristics.

The lower line on the graph indicates the absolute precision error. It expresses the deviation from the ideal value. For example, the conversion of output code from 0 to 1 occurs ideally at the point of $AN_0 = 10 \text{ mV}$, but the measured value is 0 mV. Accordingly, the measured point of conversion is defined as "10 - 0 = 10 mV".

The upper line on the graph indicates the width of input voltages equivalent to output codes. For example, the measured width of the input voltage for output code 13 is 22 mV, so that the differential nonlinear error is defined as "22 - 20 = 2 mV (0.1 LSB)".




Fig. 3.2.9 A-D conversion standard characteristics

3.2.5 D-A conversion standard characteristics

Figure 3.2.10 shows the D-A conversion standard characteristics.

The lower line on the graph indicates the absolute precision error. That expresses the difference between the ideal analog output value for an input code and the measured value.

The upper line on the graph indicates the change width of output analog value toward a one-bit change of input code.




Fig. 3.2.10 D-A conversion standard characteristics

3.3 Notes on use

3.3 Notes on use

3.3.1 Notes on interrupts

(1) Switching external interrupt detection edge

For the products able to switch the external interrupt detection edge, switch it as the following sequence.




Fig. 3.3.1 Sequence of switch detection edge

■ Reason

The interrupt circuit recognizes the switching of the detection edge as the change of external input signals. This may cause an unnecessary interrupt.

(2) Check of interrupt request bit

• When executing the BBC or BBS instruction to an interrupt request bit of an interrupt request register immediately after this bit is set to "0" by using a data transfer instruction, execute one or more instructions before executing the BBC or BBS instruction.

■ Reason

If the **BBC** or **BBS** instruction is executed immediately after an interrupt request bit of an interrupt request register is cleared to "0", the value of the interrupt request bit before being cleared to "0" is read.




Fig. 3.3.2 Sequence of check of interrupt request bit

• The request bits of interrupt source discrimination registers are not atuomatically cleared when an interrupt occurs. After an interrupt source has been discriminated and before execution of the RTI or CLI instruction; set "0" to the request bits of interrupt source discrimination registers by the user's program.

(3) Setting of interrupt source discrimination registers

When "1" is written (or transferred) to an interrupt request bit, previous data is kept. Use the data transfer instructions*1 to set "0" to the interrupt request bit of the interrupt source discrimination register without using the bit managing instructions*2.

- *1 Data transfer instructions: LDM, LDA, STA, STX, and STY instructions
- *2 Bit managing instruction: CLB instruction

Reason

If an interrupt request occurs at the same timing that the contents of the interrupt source discrimination register is modified by a bit managing instruction, the interrupt request bits of this register may not be set correctly.

Figure 3.3.3 shows an example of setting an interrupt request bit of an interrupt source discrimination.




Fig. 3.3.3 Example of writing data to interrupt source discrimination register

(4) Structure of interrupt control register 2
Fix the bit 7 of the interrupt control register 2
to "0". Figure 3.3.4 shows the structure of the interrupt control register 2.




Fig. 3.3.4 Structure of interrupt control register 2

(5) Interrupt occurrence timing assigned to interrupt source discrimination registers

The interrupt (multiple factors / one vector interrupt) assigned to the interrupt source discrimination registers requires one instruction execution cycle (2 to 16 cycles of internal system clock) until starting the interrupt sequence more than that of "one factor / one vector interrupt".

3.3 Notes on use

3.3.2 Notes on timer X

(1) Common to all modes

■ Reading/Writing of timer X

When reading or writing to timer X, be sure to execute to both timer X (high-order) and timer X (low-order). When reading a value from timer X, read it in order of timer X (high-order) and timer X (low-order) following. When writing a value to timer X, write in order of timer X (low-order) and timer X (high-order) following. If the following operations are performed to timer X, unexpected operation may occur.

- •Write operation before execution of timer X (low-order) reading
- •Read operation before execution of timer X (high-order) writing
- •When writing for the latch only, if writing timing for the high-order latch is the almost same as the underflow timing, unexpected value may be set in the high-order counter.

■ Division ratio of timer X

When a value n (0 to FFFF₁₆) is written to timer X, the division ratio is 1/(n+1).

■ Select of CNTR₀ interrupt active edge

Setting the CNTR₀ active edge switch bit affects the active edge of an interrupt. Consequently, a CNTR₀ interrupt request may occur by setting the CNTR₀ active edge switch bit. As a countermeasure against the above, switch the active edge after disabling the CNTR₀ interrupt, and set "0" to the CNTR₀ interrupt request bit following.

(2) Pulse output mode

- Set "1" to bit 4 (CNTR₀ pin) of the port P5 direction register (output mode).
- When bit 4 (CNTR₀ pin) of the port P5 register is read, the value of the port register are not read out but the output value of the pin is read out.

(3) Event counter mode

● Set "0" to bit 4 (CNTR₀ pin) of the port P5 direction register (input mode).

(4) Pulse width measurement mode

- Set "0" to bit 4 (CNTR₀ pin) of the port P5 direction register (input mode).
- When reading bit 4 of port P5, the value is "1" at "H" level input or "0" at "L" level input regardless of the value of the CNTR₀ active edge switch bit of the timer X mode register.

(5) Real time port function

- Port P5₆ (RTP₀ pin) and port P5₇ (RTP₁ pin) function as a normal I/O port after reset released. When using ports P5₆ and P5₇ as real time port function pins, set "1" to the corresponding port direction register to be the output mode.
- Do not switch the pins which is used as the real time port to the input mode during operation.

3.3.3 Notes on timer Y

(1) Common to all modes

- When reading or writing to timer Y, be sure to execute to both timer Y (high-order) and timer Y (low-order).
- When reading a value from timer Y, read it in order of timer Y (high-order) and timer Y (low-order) following. When writing a value to timer Y, write in order of timer Y (low-order) and timer Y (high-order) following.
- If the following operations are performed to timer Y, expected operation may occur.
 - •Write operation before execution of timer Y (low-order) reading
 - •Read operation before execution of timer Y (high-order) writing

■ Division ratio of timer Y

When a value n (0 to FFFF₁₆) is written to timer Y, the division ratio is 1/(n+1).

■ Select of CNTR1 interrupt active edge

Setting the CNTR₁ active edge switch bit affects the active edge of an interrupt. Consequently, a CNTR₁ interrupt request may occur by setting the CNTR₁ active edge switch bit. As a countermeasure against the above, switch the active edge after disabling the CNTR₁ interrupt, and set "0" to the CNTR₁ interrupt request bit following.

(2) Period measurement mode

• Set bit 5 (corresponding to the CNTR₁ pin) of the port P5 direction register to "0" (input mode).

(3) Event counter mode

● Set bit 5 (corresponding to the CNTR₁ pin) of the port P5 direction register to "0" (input mode).

(4) Pulse width HL continuously measurement mode

- Set bit 5 (corresponding to the CNTR₁ pin) of the port P5 direction register to be the input mode.
- The CNTR₁ interrupt request occurs at both edges of a input pulse regardless of the contents of the CNTR₁ active edge switch bit of the timer Y mode register.

3.3.4 Notes on timers 1, 2, 3

(1) Notes on timer 1 to timer 3

- When a value n ("0" to "255") is written to the timer latch, the division ratio is 1/(n+1).
- In case of the following, a short pulse occurs on counted input signals, so that the timer count value may change greatly. Accordingly, after setting their count sources, set values in order of timer 1, timer 2, and timer 3:
 - •When the count sources of timers 1 to 3 are switched
 - •When the timer 1 output signal is selected as a count source of timer 2 or timer 3 and data is written to timer 1

(2) Notes on timer 2

- When writing to the latch only is selected, the value written into timer 2 is written only in the latch for reloading and the contents of timer 2 is not changed. This written value is transferred to timer 2 at the first underflow after writing. Normally, a value is written in both the latch and timer at one time. That is, when a value is written to the timer, it is set in both the latch and the timer.
- In the Tout output enabled state, a signal whose polarity is reversed each time timer 2 underflows is output from the Tout pin. In this case, set port P5₀ (sharing with the Tout pin) to the output mode.

3.3 Notes on use

3.3.5 Notes on serial I/O1

(1) Notes when selecting clock synchronous serial I/O

① Stop of transmission operation

As for the serial I/O1 that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear the serial I/O1 enable bit and the transmit enable bit to "0" (serial I/O1 and transmit disabled).

Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O1 enable bit is cleared to "0" (serial I/O1 disabled), the internal transmission is running (in this case, since pins TxD, RxD, SCLK1, and SRDY1 function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O1 enable bit is set to "1" at this time, the data during internally shifting is output to the TxD pin and an operation failure occurs.

2 Stop of receive operation

As for the serial I/O1 that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear the receive enable bit to "0" (receive disabled), or clear the serial I/O1 enable bit to "0" (serial I/O1 disabled).

3 Stop of transmit/receive operation

As for the serial I/O1 that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear both the transmit enable bit and receive enable bit to "0" (transmit and receive disabled).

(when data is transmitted and received in the clock synchronous serial I/O mode, any one of data transmission and reception cannot be stopped.)

Reason

In the clock synchronous serial I/O mode, the same clock is used for transmission and reception. If any one of transmission and reception is disabled, a bit error occurs because transmission and reception cannot be synchronized.

In this mode, the clock circuit of the transmission circuit also operates for data reception. Accordingly, the transmission circuit does not stop by clearing only the transmit enable bit to "0" (transmit disabled). Also, the transmission circuit is not initialized by clearing the serial I/O1 enable bit to "0" (serial I/O1 disabled) (refer to (1) ①).

(2) Notes when selecting clock asynchronous serial I/O

① Stop of transmission operation

As for the serial I/O1 that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear the transmit enable bit to "0" (transmit disabled).

Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O1 enable bit is cleared to "0" (serial I/O1 disabled), the internal transmission is running (in this case, since pins TxD, RxD, Sclk1, and SRDY1 function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O1 enable bit is set to "1" at this time, the data during internally shifting is output to the TxD pin and an operation failure occurs.

2 Stop of receive operation

As for the serial I/O1 that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear the receive enable bit to "0" (receive disabled).

3 Stop of transmit/receive operation

Only transmission operation is stopped

As for the serial I/O1 that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear the transmit enable bit to "0" (transmit disabled).

Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O1 enable bit is cleared to "0" (serial I/O disabled), the internal transmission is running (in this case, since pins TxD, RxD, Sclk1, and SRDY1 function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O enable bit is set to "1" at this time, the data during internally shifting is output to the TxD pin and an operation failure occurs.

Only receive operation is stopped

As for the serial I/O1 that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear the receive enable bit to "0" (receive disabled).

(3) SRDY1 output of reception side

When signals are output from the $\overline{SRDY1}$ pin on the reception side by using an external clock in the clock synchronous serial I/O mode, set all of the receive enable bit, the $\overline{SRDY1}$ output enable bit, and the transmit enable bit to "1" (transmit enabled).

(4) Setting serial I/O control register again

Set the serial I/O control register again after the transmission and the reception circuits are reset by clearing both the transmit enable bit and the receive enable bit to "0."




Fig. 3.3.5 Sequence of setting serial I/O1 control register again

3.3 Notes on use

(5) Data transmission control with referring to transmit shift register completion flag

The transmit shift register completion flag changes from "1" to "0" with a delay of 0.5 to 1.5 shift clocks. When data transmission is controlled with referring to the flag after writing the data to the transmit buffer register, note the delay.

(6) Transmission control when external clock is selected

When an external clock is used as the synchronous clock for data transmission, set the transmit enable bit to "1" at "H" of the SCLK1 input level. Also, write data to the transmit buffer register at "H" of the SCLK1 input level.

(7) Transmit interrupt request when transmit enable bit is set

The transmit interrupt request bit is set and the interrupt request occurs even when selecting timing that either of the following flags is set to "1" as timing where the transmit interrupt occurs.

- Transmit buffer empty flag is set to "1"
- Transmit shift register completion flag is set to "1"

Accordingly, when the transmit interrupt is used, set the transmit interrupt enable bit to transmit enabled as the following sequence.

- ① Transmit enable bit is set to "1"
- 2 Transmit interrupt request bit is set to "0"

Reason

When the transmit enable bit is set to "1", the transmit buffer empty flag and transmit shift register completion flag are set to "1".

(8) Use of TxD pin

The P4 $_5$ /TxD channel output disable bit of the UART control register is valid both when using as a normal port and when using as the TxD pin. However, do not apply a voltage of Vcc + 0.3 V or more to the P4 $_5$ /TxD pin even when it is used as N-channel open drain output.

In the serial I/O1, after transmit is completed, the TxD pin continue latching and outputting the last bit.

3.3.6 Notes on serial I/O2

(1) When using external clock

- The serial I/O2 interrupt request bit is set to "1" by counting eight times of the transfer clock when the synchronous clock is the internal clock or the external clock. However, when using the external clock, the contents of the serial I/O2 register is being shifted continuously while the transfer clock is input to the serial I/O2's circuit. Stop the transfer clock at 8 times. (When using the internal clock, the transfer clock automatically stops.)
- When using the external clock, the S_{OUT2} pin does not become the high-impedance state after the data transfer is completed. Set "1" to the S_{OUT2} output control bit of the serial I/O2 control register after the data transfer is completed.
 - When using the internal clock, the Soutz pin automatically becomes the high-impedance state after the data transfer is completed.
- When an external clock is used as the synchronous clock for data transmission, set the transmit enable bit to "1" at "H" of the SCLK2 input level. Also, write data to the serial I/O2 register at "H" of the SCLK2 input level.

3.3.7 Notes on serial I/O3

(1) In all modes

■ State of Souts pin

• The Souts output control bit of the serial I/O3 control register 2 can be used to select the state of the Souts pin when serial data is not transferred; either output active or high-impedance. However, when selecting an external synchronous clock; the Souts pin can become the high-impedance state by setting the Souts output control bit to "1" when Sclk3 input is at "H" after transfer completion.

■ Serial I/O initialization bit

- Set "0" to the serial I/O initialization bit of the serial I/O3 control register 1 when terminating a serial transfer during transferring.
- When writing "1" to the serial I/O initialization bit, serial I/O3 is enabled, but each register is not initialized. Set the value of each register by program.

■ Handshake signal

● S_{BUSY3} input signal

Input an "H" level to the S_{BUSY3} input and an "L" level signal to the $\overline{S_{BUSY3}}$ input in the initial state. When the external synchronous clock is selected, switch the input level to the S_{BUSY3} input and the $\overline{S_{BUSY3}}$ input while the S_{CLK3} input is in "H" state.

● SRDY3 input•output signal

When selecting the internal synchronous clock, input an "L" level to the S_{RDY3} input and an "H" level signal to the \overline{S}_{RDY3} input in the initial state.

(2) 8-bit serial I/O mode

■ When selecting external synchronous clock

When an external synchronous clock is selected, the contents of the serial I/O3 register are being shifted continually while the transfer clock is input to Sclk3. In this case, control the clock externally.

3.3 Notes on use

(3) In automatic transfer serial I/O mode

■ Set of automatic transfer interval

- When the S_{BUSY3} output is used, and the S_{BUSY3} output and the S_{STB3} output function as signal for each transfer data set by the S_{BUSY3} output •S_{STB3} output function selection bit: the transfer interval is necessary before the first data is transmitted/received, and after the last data is transmitted/received. Accordingly, regardless of the contents of the S_{BUSY3} output •S_{STB3} output function selection bit, this transfer interval becomes 2 cycles longer than the value set for each 1-byte data.
- When using the S_{STB3} output, regardless of the contents of the S_{BUSY3} output•S_{STB3} output function selection bit, this transfer interval becomes 2 cycles longer than the value set by the automatic transfer interval set bit of the serial I/O3 control register 3 for each 1-byte data.
- When using the combined output of S_{BUSY3} and S_{STB3} as the signal for each transfer data set, the transfer interval after completion of transmission/reception of the last data becomes 2 cycles longer than the value set by the automatic transfer interval set bit.
- Set the transfer interval of each 1-byte data transmission to 5 or more cycles of the internal clock ϕ after the rising edge of the last bit of a 1-byte data.
- When selecting an external clock, the automatic transfer interval cannot be set.

■ Set of serial I/O3 transfer counter

- Write the value decremented by 1 from the number of transfer data bytes to the serial I/O3 transfer counter.
- When selecting an external clock, write a value to the serial I/O3 register/transfer counter, wait for 5 or more cycles of internal clock ϕ before inputting the transfer clock to the Sclk3 pin.

■ Serial I/O initialization bit

A serial I/O3 interrupt request occurs when "0" is written to the serial I/O initialization bit during an operation. Disable the interrupt enable bit as necessary by program.

(4) Arbitrary bit serial I/O mode

■ Set of serial I/O3 transfer counter

- Write the value decremented by 1 from the number of transfer data bytes to the serial I/O3 transfer counter.
- When selecting an external clock, write a value to the serial I/O3 register/transfer counter, wait for 5 or more cycles of internal clock ϕ before inputting the transfer clock to the Sclk3 pin.

■ Set of automatic transfer interval

- When selecting an external clock, the automatic interval cannot be set.
- When using the S_{BUSY3} output, the transfer interval is necessary before the first data is transmitted/received, and after the last data is transmitted/received. When using the S_{STB3} output, this transfer interval becomes 2 cycles longer than the value set for each 8-bit data. In addition, when using the combined output of S_{BUSY3} and S_{STB3}, the transfer interval after completion of transmission/reception of the last data becomes 2 cycles longer than the set value.

■ Receive data

If the last data does not fill 8 bits, the receive data stored in the serial I/O3 automatic transfer RAM becomes the closest MSB odd bit when the transfer direction select bit is set to LSB first, or the closest LSB odd bit when the transfer direction select bit is set to MSB first.

3.3.8 Notes on data link layer communication control circuit

(1) Start and mode switch of data link layer communication control circuit

● The data link layer communication control is stopped after reset. Write "00XXXXX12" to the communication mode register to start the data link layer communication control circuit or switch the mode. Bits 4 and 5 are read exclusive bits.

(2) P75/BUSOUT pin and P76/BUSIN pin

● The P7₅/BUS₀∪⊤ pin and the P7₅/BUS₁ℕ pin function as normal ports after reset released. When selecting as normal ports, these pins can be switched to either input or output by the direction register.

3.3.9 Notes on A-D converter

(1) Analog input pin

Make the signal source impedance for analog input low, or equip an analog input pin with an external capacitor of $0.01\mu F$ to $1\mu F$. Further, be sure to verify the operation of application products on the user side.

Reason

An analog input pin includes the capacitor for analog voltage comparison. Accordingly, when signals from signal source with high impedance are input to an analog input pin, charge and discharge noise generates. This may cause the A-D conversion precision to be worse.

(2) A-D converter power source pin

Pins AVss are A-D converter power source pins. Regardless of using the A-D conversion function or not, connect them as following:

• AVss : Connect to the Vss line

Reason

If the AVss pin are opened, the microcomputer may have a failure because of noise or others.

(3) Reference voltage input pin VREF

When using A-D converter or D-A converter, apply a voltage of 2 V to Vcc to the reference voltage input pin V_{REF} . Note that if the V_{REF} value is lowered, the accuracy degrades.

(4) Clock frequency during A-D conversion

The comparator consists of a capacity coupling, and a charge of the capacity will be lost if the clock frequency is too low. Thus, make sure the following during an A-D conversion.

- f(XIN) is 500 kHz or more
- Do not execute the STP instruction and WIT instruction

(5) A-D/D-A conversion register

The A-D/D-A conversion register functions as an A-D conversion register during a read and a D-A conversion during a write. Accordingly, the D-A conversion register set value cannot be read out.

(6) Inputting falling signal to ADT pin during A-D conversion when using external trigger

When inputting the falling signal to the ADT pin during A-D conversion, A-D conversion which is in progress is stopped, and A-D conversion is started again.

3.3 Notes on use

(7) Set analog input pin to input mode

When using the A-D converter, set port P6 pins used as the analog input pins to an input port. When using the D-A converter, set P8₀/DA pin as input port.

(8) Connecting D-A output pin to low-impedance load when using D-A converter

The DA output pin does not include a buffer, so that use an external buffer when connecting a peripheral circuit having a low-impedance load.

(9) Vcc when using D-A converter

The D-A converter accuracy when Vcc is 4.0 V or less differs from that of when Vcc is 4.0 V or more. When using the D-A converter, we recomend that Vcc is used at 4.0 V or more.

3.3.10 Notes on watchdog timer

- The watchdog timer continues to count even while waiting for Stop release. Accordingly, make sure that watchdog timer does not underflow during this term.
- Once a "1" is written to the STP instruction disable bit of the watchdog timer control register, it cannot be programmed to "0" again.

3.3.11 Notes on reset circuit

(1) Reset input voltage control

Make sure that the reset input voltage is 0.6 V or less for Vcc of 3.0 V.

(2) Connecting capacitor

In case where the RESET signal rise time is long, connect a ceramic capacitor or others across the RESET pin and the Vss pin. And use a 1000 pF or more capacitor for high frequency use. When connecting the capacitor, note the following:

- Make the length of the wiring which is connected to a capacitor as short as possible.
- Be sure to verify the operation of application products on the user side.

Reason

If the several nanosecond or several ten nanosecond impulse noise enters the RESET pin, it may cause a microcomputer failure.

3.3.12 Notes on clock generating circuit

(1) In all mode

- Use the circuit constants recommended by the resonator manufacturer.
- No external resistor is needed between pins X_{IN} and X_{OUT} because a feed-back resistor is included. However, an external feed-back resistor is needed between pins X_{CIN} and X_{COUT}.
- Use the oscillation circuit of the XCIN side in the condition that the pull-up circuit between pins XCIN and XCOUT is valid.
- If switching the mode between low-speed and double-speed, switch the mode to middle/ high-speed first, and then switch the mode to double-speed by program. Do not switch the mode from low-speed to double-speed directly. 1 to 4 machine cycles are required for switching from low-speed mode to other mdoe. Insert "clock switch timing wait" for switching the mode to middle/high-speed certainly, and then switch the mode to doublespeed.

Table 3.3.1 Clock switch combination

Recommended transition process				
Low-speed→High-speed	Middle-speed→High-speed			
Low-speed→Middle-speed	Middle-speed→Middle-speed			
Double-speed→High-speed	Middle-speed→Low-speed			
Double-speed→Middle-speed	High-speed→Double-speed			
Double-speed→Low-speed	High-speed→Mlddle-speed			
	High-speed→Low-speed			




Fig. 3.3.6 Program example

Table 3.3.1 lists the recommended transition process for system clock switch.

Figure 3.3.6 shows the program example.

- When switching between the modes, set the frequency under the condition of $f(X_{IN}) > 3f(X_{CIN})$.
- Use the LDM, STA, etc. instructions to modify the division ratio of the internal clock ϕ . (Do not use read-modify-write instructions such as CLB, SEB, etc.)
- When oscillation of the main clock X_{IN} is restarted, after setting the main clock stop bit to "0", set sufficient time to stabilize oscillation by program.

(2) In low-speed mode

● The sub-clock Xcin-Xcout oscillating circuit can not use input clocks externally. Accordingly, make sure to use an external resonator.

(3) In stop mode

- Set the interrupt enable bits of timer 1 and timer 2 to the disabled state ("0") before executing the STP instruction.
- Oscillation restarts at reset or when an external interrupt is received, but the internal clock ϕ is not supplied to the CPU until timer 2 underflows. It is because that retains time to stabilize oscillation using a ceramic resonator etc. Set values for stabilizing oscillation to the timer 1 latch and the timer 2 latch before executing the STP instruction.
- When using the external interrupt input pin sharing with an I/O port, set "0" (input mode) to the direction register of a pin to be used before execution of the STP instruction.
- When using an interrupt for release from the stop mode, set the interrupt to the enable state before execution of the STP instruction.

(4) In wait mode

- When using an interrupt for release from the wait mode, set the interrupt to the enable state before execution of the WIT instruction.
- When using the external interrupt input pin sharing with an I/O port, set "0" (input mode) to the direction register of a pin to be used before execution of the WIT instruction.

APPENDIX

3.3 Notes on use

3.3.13 Notes on input and output pins

(1) Notes in stand-by state

In stand-by state*1 for low-power dissipation, do not make input levels of an input port and an I/O port "undefined", especially for I/O ports of the N-channel open-drain.

Pull-up (connect the port to VCC) or pull-down (connect the port to VSS) these ports through a resistor.

When determining a resistance value, note the following points:

- External circuit
- Variation of output levels during the ordinary operation

When using built-in pull-up resistor, note on varied current values:

- When setting as an input port : Fix its input level
- When setting as an output port : Prevent current from flowing out to external

Reason

Even when setting as an output port with its direction register, in the following state:

- P-channel.....when the content of the port latch is "0"
- N-channel.....when the content of the port latch is "1"

the transistor becomes the OFF state, which causes the ports to be the high-impedance state. Note that the level becomes "undefined" depending on external circuits.

Accordingly, the potential which is input to the input buffer in a microcomputer is unstable in the state that input levels of a input port and an I/O port are "undefined". This may cause power source current.

*1 stand-by state : the stop mode by executing the **STP** instruction the wait mode by executing the **WIT** instruction

(2) Modifying output data with bit managing instruction

When the port latch of an I/O port is modified with the bit managing instruction*2, the value of the unspecified bit may be changed.

Reason

The bit managing instructions are read-modify-write form instructions for reading and writing data by a byte unit. Accordingly, when these instructions are executed on a bit of the port latch of an I/O port, the following is executed to all bits of the port latch.

• As for a bit which is set for an input port :

The pin state is read in the CPU, and is written to this bit after bit managing.

• As for a bit which is set for an output port :

The bit value of the port latch is read in the CPU, and is written to this bit after bit managing.

Note the following:

- Even when a port which is set as an output port is changed for an input port, its port latch holds the output data.
- As for a bit of the port latch which is set for an input port, its value may be changed even when
 not specified with a bit managing instruction in case where the pin state differs from its port latch
 contents.

^{*2} bit managing instructions : SEB, and CLB instructions

3.3.14 Notes on programming

(1) Processor status register

① Initializing of processor status register

Flags which affect program execution must be initialized after a reset.

In particular, it is essential to initialize the T and D flags because they have an important effect on calculations.

Reason

After a reset, the contents of the processor status register (PS) are undefined except for the I flag which is "1".




Fig. 3.3.7 Initialization of processor status register

2 How to reference the processor status register

To reference the contents of the processor status register (PS), execute the **PHP** instruction once then read the contents of (S+1). If necessary, execute the **PLP** instruction to return the PS to its original status.

A NOP instruction should be executed after every PLP instruction.




Fig. 3.3.8 Sequence of PLP instruction execution




Fig. 3.3.9 Stack memory contents after PHP instruction execution

APPENDIX

3.3 Notes on use

(2) Decimal calculations

1 Execution of decimal calculations

The ADC and SBC are the only instructions which will yield proper decimal notation, set the decimal mode flag (D) to "1" with the SED instruction. After executing the ADC or SBC instruction, execute another instruction before executing the SEC, CLC, or CLD instruction.

2 Notes on status flag in decimal mode

When decimal mode is selected, the values of three of the flags in the status register (the N, V, and Z flags) are invalid after a **ADC** or **SBC** instruction is executed.

The carry flag (C) is set to "1" if a carry is generated as a result of the calculation, or is cleared to "0" if a borrow is generated. To determine whether a calculation has generated a carry, the C flag must be initialized to "0" before each calculation. To check for a borrow, the C flag must be initialized to "1" before each calculation.




Fig. 3.3.10 Status flag at decimal calculations

(3) JMP instruction

When using the **JMP** instruction in indirect addressing mode, do not specify the last address on a page as an indirect address.

3.3.15 Notes on EPROM version

(1) ERPOM version

■ At erasing

- Contents of the windowed EPROM are erased through an ultraviolet light source of the wavelength 2537 Ångstrom. At least 15 W•sec/cm² are required to erase EPROM contents.
- Sunloght and fluorescent light include light that may erase the information written in the builtin PROM. When using the EPROM version in the read mode, be sure to cover the transparent glass portion with a seal.
- The seal to cover the transparent glass portion in prepared our side. Be careful not to bring the seal into contact with the microcomputer lead wires when covering the portion with the seal because this seal is made of metal (aluminum).
- Before erasing data, the transparent glass. If any stain or seal adhesive is stuck to the transparent glass, this prevents ultraviolet rays from passing, thereby affecting the erase characteristic adversely.
- When erasing user's program, the firmware is elased too at the same time.

■ At mounting

• To mount the EPROM version for a purpose other than evaluation, use a suitable mounting socket. When mounting a ceramic package on the socket, fix it securely with silicone resin.

APPENDIX

3.3 Notes on use

(2) Programming and test of built-in PROM version

As for in the One Time PROM version (shipped in blank) and the built-in EPROM version, their built-in PROM can be read or programmed with a general-purpose PROM programmer using a special programming adapter.

The built-in EPROM version is available only for program development and on-chip program evaluation. The programming test and screening for PROM of the One Time PROM version (shipped in blank) are not performed in the assembly process and the following processes. To ensure reliability after programming, performing programming and test according to the Figure 3.3.11 before actual use are recommended.




Fig. 3.3.11 Programming and testing of One Time PROM version

3.3.16 Sub-ROM number

Fill in ROM number same as an experimental evaluation on sub-ROM number of the mask ROM confirmation form and the ROM programming confirmation form.

3.3.17 Termination of unused pins

(1) Terminate unused pins

① Output ports : Open

2 Input ports:

Connect each pin to Vss through each resistor of 1 k Ω to 10 k Ω .

As for pins whose potential affects to operation modes such as pins INT or others, select the Vcc pin or the Vss pin according to their operation mode.

- 3 I/O ports:
 - Set the I/O ports for the input mode and connect them to Vss through each resistor of 1 k Ω to 10 k Ω .

Ports that permit the selecting of a built-in pull-up resistor can also use this resistor. Set the I/O ports for the output mode and open them at "L" or "H".

- When opening them in the output mode, the input mode of the initial status remains until the
 mode of the ports is switched over to the output mode by the program after reset. Thus, the
 potential at these pins is undefined and the power source current may increase in the input
 mode. With regard to an effects on the system, thoroughly perform system evaluation on the user
 side
- Since the direction register setup may be changed because of a program runaway or noise, set direction registers by program periodically to increase the reliability of program.

(2) Termination remarks

① Input ports and I/O ports:

Do not open in the input mode.

Reason

- The power source current may increase depending on the first-stage circuit.
- An effect due to noise may be easily produced as compared with proper termination ② and ③ shown on the above.
- 2 I/O ports:

When setting for the input mode, do not connect to VCC or VSS directly.

Reason

If the direction register setup changes for the output mode because of a program runaway or noise, a short circuit may occur between a port and Vcc (or Vss).

3 I/O ports:

When setting for the input mode, do not connect multiple ports in a lump to VCC or Vss through a resistor.

Reason

If the direction register setup changes for the output mode because of a program runaway or noise, a short circuit may occur between ports.

• At the termination of unused pins, perform wiring at the shortest possible distance (20 mm or less) from microcomputer pins.

3.4 Countermeasures against noise

3.4 Countermeasures against noise

Countermeasures against noise are described below. The following countermeasures are effective against noise in theory, however, it is necessary not only to take measures as follows but to evaluate before actual use.

3.4.1 Shortest wiring length

The wiring on a printed circuit board can function as an antenna which feeds noise into the microcomputer. The shorter the total wiring length (by mm unit), the less the possibility of noise insertion into a microcomputer.

(1) Wiring for RESET pin

Make the length of wiring which is connected to the RESET pin as short as possible. Especially, connect a capacitor across the RESET pin and the Vss pin with the shortest possible wiring (within 20 mm)

Reason

The width of a pulse input into the RESET pin is determined by the timing necessary conditions. If noise having a shorter pulse width than the standard is input to the RESET pin, the reset is released before the internal state of the microcomputer is completely initialized. This may cause a program runaway.




Fig. 3.4.1 Wiring for the RESET pin

(2) Wiring for clock input/output pins

- Make the length of wiring which is connected to clock I/O pins as short as possible.
- Make the length of wiring (within 20 mm) across the grounding lead of a capacitor which is connected to an oscillator and the Vss pin of a microcomputer as short as possible.
- Separate the Vss pattern only for oscillation from other Vss patterns.

Reason

If noise enters clock I/O pins, clock waveforms may be deformed. This may cause a program failure or program runaway. Also, if a potential difference is caused by the noise between the Vss level of a microcomputer and the Vss level of an oscillator, the correct clock will not be input in the microcomputer.




Fig. 3.4.2 Wiring for clock I/O pins

3.4 Countermeasures against noise

(3) Wiring to VPP pin of One Time PROM version and EPROM version

Connect an approximately 5 k Ω resistor to the VPP pin the shortest possible in series. When not connecting the resistor, make the length of wiring the VPP pin the shortest possible.

Note: Even when a circuit which included an approximately 5 k Ω resistor is used in the Mask ROM version, the microcomputer operates correctly.

Reason

The VPP pin of the One Time PROM and the EPROM version is the power source input pin for the built-in PROM. When programming in the built-in PROM, the impedance of the VPP pin is low to allow the electric current for writing flow into the PROM. Because of this, noise can enter easily. If noise enters the VPP pin, abnormal instruction codes or data are read from the built-in PROM, which may cause a program runaway.




Fig. 3.4.3 Wiring for the VPP pin of the One Time PROM and the EPROM version

3.4.2 Connection of bypass capacitor across Vss line and Vcc line

Connect an approximately 0.1 μ F bypass capacitor across the Vss line and the Vcc line as follows:

- Connect a bypass capacitor across the Vss pin and the Vcc pin at equal length.
- Connect a bypass capacitor across the Vss pin and the Vcc pin with the shortest possible wiring.
- Use lines with a larger diameter than other signal lines for Vss line and Vcc line.
- Connect the power source wiring via a bypass capacitor to the Vss pin and the Vcc pin.




Fig. 3.4.4 Bypass capacitor across the Vss line and the Vcc line

3.4.3 Wiring to analog input pins

- Connect an approximately 100 Ω to 1 k Ω resistor to an analog signal line which is connected to an analog input pin in series. Besides, connect the resistor to the microcomputer as close as possible.
- Connect an approximately 1000 pF capacitor across the Vss pin and the analog input pin. Besides, connect the capacitor to the Vss pin as close as possible. Also, connect the capacitor across the analog input pin and the Vss pin at equal length.

Reason

Signals which is input in an analog input pin (such as an A-D converter/comparator input pin) are usually output signals from sensor. The sensor which detects a change of event is installed far from the printed circuit board with a microcomputer, the wiring to an analog input pin is longer necessarily. This long wiring functions as an antenna which feeds noise into the microcomputer, which causes noise to an analog input pin.

If a capacitor between an analog input pin and the Vss pin is grounded at a position far away from the Vss pin, noise on the GND line may enter a microcomputer through the capacitor.




Fig. 3.4.5 Analog signal line and a resistor and a capacitor

3.4.4 Oscillator concerns

Take care to prevent an oscillator that generates clocks for a microcomputer operation from being affected by other signals.

(1) Keeping oscillator away from large current signal lines

Install a microcomputer (and especially an oscillator) as far as possible from signal lines where a current larger than the tolerance of current value flows.

Reason

In the system using a microcomputer, there are signal lines for controlling motors, LEDs, and thermal heads or others. When a large current flows through those signal lines, strong noise occurs because of mutual inductance.




Fig. 3.4.6 Wiring for a large current signal line

3.4 Countermeasures against noise

(2) Installing oscillator away from signal lines where potential levels change frequently

Install an oscillator and a connecting pattern of an oscillator away from signal lines where potential levels change frequently. Also, do not cross such signal lines over the clock lines or the signal lines which are sensitive to noise.

Reason

Signal lines where potential levels change frequently (such as the CNTR pin signal line) may affect other lines at signal rising edge or falling edge. If such lines cross over a clock line, clock waveforms may be deformed, which causes a microcomputer failure or a program runaway.




Fig. 3.4.7 Wiring to a signal line where potential levels change frequently

(3) Oscillator protection using Vss pattern

As for a two-sided printed circuit board, print a Vss pattern on the underside (soldering side) of the position (on the component side) where an oscillator is mounted.

Connect the Vss pattern to the microcomputer Vss pin with the shortest possible wiring. Besides, separate this Vss pattern from other Vss patterns.




Fig. 3.4.8 Vss pattern on the underside of an oscillator

3.4.5 Setup for I/O ports

Setup I/O ports using hardware and software as follows:

<Hardware>

• Connect a resistor of 100 Ω or more to an I/O port in series.

<Software>

- As for an input port, read data several times by a program for checking whether input levels are equal or not.
- As for an output port, since the output data may reverse because of noise, rewrite data to its port latch at fixed periods.
- Rewrite data to direction registers and pull-up control registers at fixed periods.




Fig. 3.4.9 Setup for I/O ports

3.4 Countermeasures against noise

3.4.6 Providing of watchdog timer function by software

If a microcomputer runs away because of noise or others, it can be detected by a software watchdog timer and the microcomputer can be reset to normal operation. This is equal to or more effective than program runaway detection by a hardware watchdog timer. The following shows an example of a watchdog timer provided by software.

In the following example, to reset a microcomputer to normal operation, the main routine detects errors of the interrupt processing routine and the interrupt processing routine detects errors of the main routine. This example assumes that interrupt processing is repeated multiple times in a single main routine processing.

<The main routine>

- Assigns a single byte of RAM to a software watchdog timer (SWDT) and writes the initial value N in the SWDT once at each execution of the main routine. The initial value N should satisfy the following condition:
 - N+1 ≥ (Counts of interrupt processing executed in each main routine)
 - As the main routine execution cycle may change because of an interrupt processing or others, the initial value N should have a margin.
- Watches the operation of the interrupt processing routine by comparing the SWDT contents with counts of interrupt processing after the initial value N has been set.
- Detects that the interrupt processing routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:
 If the SWDT contents do not change after interrupt processing.

<The interrupt processing routine>

- Decrements the SWDT contents by 1 at each interrupt processing.
- Determines that the main routine operates normally when the SWDT contents are reset to the initial value N at almost fixed cycles (at the fixed interrupt processing count).
- Detects that the main routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:

 If the SWDT contents are not initialized to the initial value N but continued to degree and if

If the SWDT contents are not initialized to the initial value N but continued to decrement and if they reach 0 or less.




Fig. 3.4.10 Watchdog timer by software




Fig. 3.5.1 Structure of port Pi (i = 0 to 9)




Fig. 3.5.2 Structure of port Pi direction register (i = 0 to 8)

APPENDIX




Fig. 3.5.3 Structure of serial I/O3 register/transfer counter




Fig. 3.5.4 Structure of serial I/O3 control register 1

b7 b6 b5 t	b4 b3 b2 b1 b0		rial I/O3 control register 2 O3CON2 • SC32: addres			
		(5) b	Name	Functions	At reset	D W
		0	P85/SRDY3 •	Functions	0	00
			P86/SBUSY3 pin			
			port.	SRDY3 output; P86 pin is I/O		
		1	port.	SRDY3 output; P86 pin is I/O	0	00
			input. 0101: P85 pin is I input.	/O port; P86 pin is SBUSY3 /O port; P86 pin is SBUSY3 /O port; P86 pin is SBUSY3		
			output.	/O port; P86 pin is SBUSY3		
		2	output.	<u> </u>	0	0 0
		_	SBUSY3 out 1001: P85 pin is \$ SBUSY3 out 1010: P85 pin is \$ SBUSY3 out 1011: P85 pin is \$	SRDY3 input; P86 pin is sput. SRDY3 input; P86 pin is sput. SRDY3 input; P86 pin is sput. SRDY3 input; P86 pin is	o o	
		3	SBUSY3 output. 1100: P85 pin is SRDY3 output; P86 pin is SBUSY3 input. 1101: P85 pin is SRDY3 output; P86 pin is SBUSY3 input. 1110: P85 pin is SRDY3 output; P86 pin is SBUSY3 input. 1111: P85 pin is SRDY3 output; P86 pin is SBUSY3 input.		0	00
	1	4	SBUSY3 output • SSTB3 output function selection bit (Valid in automatic transfer mode)	Functions as signal for each 1-byte Functions as signal for each transfer data set	0	00
			Serial transfer status flag	Serial transfer completed Serial transfer in-progress	0	o x
			South output control bit (when serial data is not transferred)	0: Output active 1: Output high-impedance	0	00
l		7	P82/SOUT3 • P84/SCLK3 P-channel output disable bit	CMOS output (in output mode) N-channel open-drain output (in output mode)	0	00

Fig. 3.5.5 Structure of serial I/O3 control register 2




Fig. 3.5.6 Structure of serial I/O3 control register 3




Fig. 3.5.7 Structure of serial I/O3 automatic transfer data pointer




Fig. 3.5.8 Structure of transmit/receive buffer register





Fig. 3.5.9 Structure of serial I/O1 status register



As for the serial I/O1 that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear the receive enable bit to "0" (receive disabled), or clear the serial I/O1 enable bit to "0" (serial I/O disabled).

• Stop of transmit/receive operation
As for the serial I/O1 that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear both the transmit enable bit and receive enable bit to "0" (transmit and receive

disabled).

(when data is transmitted and received in the clock synchronous serial I/O mode, any one of data transmission and reception cannot be stopped.)

2: When selecting clock asynchronous serial I/O

• Stop of transmission operation
As for the serial I/O1 that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear the transmit enable bit to "0" (transmit disabled).

Stop of receive operation

As for the serial I/O1 that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear the receive enable bit to "0" (receive disabled).

Stop of transmit/receive operation

Only transmission operation is stopped
As for the serial I/O1 that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear the transmit enable bit to "0" (transmit disabled).

Only receive operation is stopped

As for the serial I/O1 that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear the receive enable bit to "0" (receive disabled).

3: When an external clock is used as the synchronous clock for data transmission, set the transmit when the serial transmit is the synchronous clock for data transmission, set the transmit is the serial transmit in the serial serial transmit in the serial s

- enable bit to "1" at "H" of the SCLK1 input level. Also, write data to the transmit buffer register at "H" of
- the Scikt input level.

 4: When an external clock input is selected as the synchronous clock and the receiver perform the SRDY1 output, set "1" to the transmit enable bit in addition to the receive enable bit and the SRDY1 output enable bit.

- output enable bit.

 5: When an external clock input is selected as the synchronous clock, set "1" to the transmit enable bit while the synchronous clock is "H" state.

 6: Transmit interrupt request when transmit enable bit is set
 The transmit interrupt request bit is set and the interrupt request occurs even when selecting timing that either of the following flags is set to "1" as timing where the transmit interrupt occurs.

 Transmit buffer empty flag is set to "1"

 Transmit shift register completion flag is set to "1"

 Transmit enable bit is set to "1"

 Transmit enable bit is set to "1"

 Transmit natherrupt request bit is set to "0"

 7: In order to stop a transmit, set the transmit enable bit to "0" (transmit disable).
 Do not set only the serial I/O1 enable bit to "0".

 8: A receive operation can be stopped by either setting the receive enable bit to "0" or the serial I/O1 enable bit to "0".
- 9: To stop a transmit when transferring in clock synchronous serial I/O mode, set both the transmit enable bit and the receive enable bit to "0" at the same time.

 10: To set the serial I/O1 control register again, first set the transmit enable/receive enable bits to "0"
- Next, reset the transmit/receive circuits, and, finally, reset the serial I/O1 control register.

 11: Note when confirming the transmit shift register completion flag and controlling the data transmit after writing a transmit data to the transmit buffer. There is a delay of 0.5 to 1.5 shift clock cycles while the transmit shift register completion flag goes from "1" to "0".

Fig. 3.5.10 Structure of serial I/O1 control register




Fig. 3.5.11 Structure of UART control register





Fig. 3.5.12 Structure of baud rate generator



Notes 1: The serial I/O2 interrupt request bit is set to "1" by counting eight times of the transfer clock when the synchronous clock is the internal clock or the external clock. However, when using the external clock, the contents of the serial I/O2 register is being shifted continuously while the transfer clock is input to the serial I/O2's circuit. Stop the transfer clock at 8 times. (When using the internal clock, the transfer clock automatically stops.)

- 2: When using the external clock, the SOUT2 pin does not become the high-impedance state after the data transfer is completed. Set "1" to the SOUT2 output control bit of the serial I/O2 control register after the data transfer is completed. When using the internal clock, the SOUT2 pin automatically becomes the high-impedance state after the data transfer is completed.
- 3: When an external clock is used as the synchronous clock for data transmission, set the transmit enable bit to "1" at "H" of the Sclk2 input level. Also, write data to the serial I/O2 register at "H" of the Sclk2 input level.

Fig. 3.5.13 Structure of serial I/O2 control register

APPENDIX




Fig. 3.5.14 Structure of watchdog timer control register




Fig. 3.5.15 Structure of serial I/O2 register




Fig. 3.5.16 Structure of timer X (low-order, high-order)




Fig. 3.5.17 Structure of timer Y (low-oeder. high-oeder)





Fig. 3.5.18 Structure of timer i (i = 1 to 3)




Notes 1: Setting the CNTRo active edge switch bit affects the active edge of an interrupt.

Consequently, a CNTRo interrupt request may occur by setting the CNTRo active edge switch bit. As a countermeasure against the above, switch the active edge after disabling the CNTRo interrupt, and set "0" to the CNTRo interrupt request bit.

- 2: Pulse output mode
 - •Set "1" to bit 4 (CNTRo pin) of the port P5 direction register (output mode).
 •When bit 4 (CNTRo pin) of the port P5 register is read, the value of the port
 - register are not read out, but the output value of the pin is read out.
- 3: Event counter mode
 - •Set "0" to bit 4 (CNTRo pin) of the port P5 direction register (input mode).
- 4: Pulse width measurement mode
 - •Set "0" to bit 4 (CNTRo pin) of the port P5 direction register (input mode).
 - •When reading bit 4 of port P5, the value is "1" at "H" level input or "0" at "L" level input regardless of the value of the CNTRo active edge switch bit of the timer X mode register.
- 5: Real time port function
 - •Port P56 (RTPo pin) and port P57 (RTP1 pin) function as a normal I/O port after reset released. When using ports P56 and P57 as real time port function pins, set "1" to the corresponding port direction register to be the output mode.
 - •Do not switch the pins which is used as the real time port to the input mode during operation.

Fig. 3.5.19 Structure of timer X mode register




Notes 1: Event counter mode and period measurement mode

•Set "0" to bit 5 (CNTR1 pin) of the port P5 direction register to be the input mode.

- 2: Pulse width HL continuously measurement modeSet "0" to bit 5 (CNTR1 pin) of the port P5 direction register to be the input mode.
 - •The CNTR1 interrupt request occurs at both edges of a input pulse regardless of the contents of the CNTR1 active edge switch bit of the timer Y mode register.

Fig. 3.5.20 Structure of timer Y mode register



Note 1 : In the low-speed mode, the internal clock φ is XIN pin input signal divided by 2.

- 2: In case of the following, a short pulse occurs on counted input signals, so that the timer count value may change greatly. Accordingly, after setting their count sources, set values in order of timer 1, timer 2, and timer 3 following:
 - •When the count sources of timers 1 to 3 are switched
 - •When the timer 1 output signal is selected as a count source of timer 2 or timer 3 and data is written to timer 1
- 3: In the Tout output enabled state of timer 2, a signal whose polarity is reversed each time timer 2 underflows is output from the Tout pin. In this case, set port P50 (sharing with the Tout pin) to the output mode.
- 4: In stop mode
 - •Set the interrupt enabled bits of timer 1 and timer 2 to the disabled state ("0") before executing the STP instruction.
 - •Oscillation restarts at reset or when an external interrupt is received, but the internal clock ϕ is not supplied to the CPU until timer 2 underflows. It is because that retains time to stabilize oscillation using a ceramic resonator, etc. Set values for stabilizing oscillation to the timer 1 latch and timer 2 latch before executing the STP instruction.

Fig. 3.5.21 Structure of timer 123 mode register




Fig. 3.5.22 Structure of communication mode register




Fig. 3.5.23 Structure of transmit control register




Fig. 3.5.24 Structure of transmit status register




Fig. 3.5.25 Structure of receive control register




Fig. 3.5.26 Structure of receive status register




Fig. 3.5.27 Structure of bus interrupt source discrimination control register




Fig. 3.5.28 Structure of control field selection register




Fig. 3.5.29 Structure of control field register




Fig. 3.5.30 Structure of transmit/receive FIFO




Fig. 3.5.31 Structure of PULL UP register




Fig. 3.5.32 Structure of A-D control register

APPENDIX

3.5 Control Registers




Fig. 3.5.33 Structure of A-D/D-A conversion register




Fig. 3.5.34 Structure of interrupt source discrimination register 2




Fig. 3.5.35 Structure of interrupt source discrimination control register 2

b7 b6 b5 b4 b3 b2 b1 b0	Inte	rrupt source discriminati EQD1 : address 3816)	on register 1			
	b	Name	Functions	At reset	RW	7
	0	INT3 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	0 *	:
	1	INT4 interrupt request bit	No interrupt request issued Interrupt request issued	0	0 *	
	2	INTs interrupt request bit	No interrupt request issued Interrupt request issued	0	0 *	
	3	Serial I/O1 receive interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	0 *	
	4	Serial I/O1 transmit interrupt request bit	O : No interrupt request issued 1 : Interrupt request issued	0	0 *	:
	5	Key input interrupt request bit	No interrupt request issued Interrupt request issued	0	0 *	:
	6	Serial I/O2 interrupt request bit	No interrupt request issued Interrupt request issued	0	0 *	<u>.</u>
L	7	ADT/A-D converter interrupt request bit	No interrupt request issued Interrupt request issued	0	0 *	:
	Not	tes 1: Request bits of not automatical interrupt source execution of the bits of interrupt program. 2: Do not use read	by software, but "1" cannot be interrupt source discriminationally cleared when an interrupt to has been discriminated, and PRTI or CLI instruction, set "0 source discrimination registed demodify-write instructions superrupt request bits.	on register occurs. Af d before 0" to the re ers by user	ter an equest r's	t

Fig. 3.5.36 Structure of interrupt source discrimination register 1

		rrupt source discriminati DND1 : address 3916)	on control register 1		
	b	Name	Functions	At reset	RW
L	0	INT3 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	00
	1	INT4 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	00
ļ ļ ļ ļ ļ	2	INTs interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	00
	3	Serial I/O1 receive interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	00
	4	Serial I/O1 transmit interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	00
	5	Key input interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	00
!	6	Serial I/O2 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	00
	7	ADT/A-D converter interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	00

Fig. 3.5.37 Structure of interrupt source discrimination control register 1




Fig. 3.5.38 Structure of interrupt edge selection register

3.5 Control Registers




Fig. 3.5.39 Structure of CPU mode register




Fig. 3.5.40 Structure of interrupt request register 1

3.5 Control Registers




Fig. 3.5.41 Structure of interrupt request register 2

Interrupt control regis	ste	er 1			
		rrupt control register 1 DN1 : address 3E ₁₆)			
	b	Name	Functions	At reset	R W
	0	INTo interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	00
	1	INT1 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	00
	2	Receive bus interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	00
	3	Transmit bus interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	00
	4	Timer X interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	00
	5	Timer Y interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	00
	6	Timer 2 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	00
<u> </u>	7	Timer 3 interrupt enable bit	0 : Interrupt disabled 1 : Interrupt enabled	0	00

Fig. 3.5.42 Structure of interrupt control register 1




Fig. 3.5.43 Structure of interrupt control register 2


APPENDIX

3.6 Package outline

3.6 Package outline

80P6S-A

Plastic 80pin 14X14mm body QFP



3.7 List of instruction code

	D3 - D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
D7 - D4	exadecimal notation	0	1	2	3	4	5	6	7	8	9	А	В	С	D	E	F
0000	0	BRK	ORA IND, X	JSR ZP, IND	BBS 0, A	_	ORA ZP	ASL ZP	BBS 0, ZP	PHP	ORA IMM	ASL A	SEB 0, A	-	ORA ABS	ASL ABS	SEB 0, ZP
0001	1	BPL	ORA IND, Y	CLT	BBC 0, A	_	ORA ZP, X	ASL ZP, X	BBC 0, ZP	CLC	ORA ABS, Y	DEC A	CLB 0, A	_	ORA ABS, X	ASL ABS, X	CLB 0, ZP
0010	2	JSR ABS	AND IND, X	JSR SP	BBS 1, A	BIT ZP	AND ZP	ROL ZP	BBS 1, ZP	PLP	AND IMM	ROL A	SEB 1, A	BIT ABS	AND ABS	ROL ABS	SEB 1, ZP
0011	3	ВМІ	AND IND, Y	SET	BBC 1, A	_	AND ZP, X	ROL ZP, X	BBC 1, ZP	SEC	AND ABS, Y	INC A	CLB 1, A	LDM ZP	AND ABS, X	ROL ABS, X	CLB 1, ZP
0100	4	RTI	EOR IND, X	STP	BBS 2, A	COM ZP	EOR ZP	LSR ZP	BBS 2, ZP	РНА	EOR IMM	LSR A	SEB 2, A	JMP ABS	EOR ABS	LSR ABS	SEB 2, ZP
0101	5	BVC	EOR IND, Y	_	BBC 2, A	_	EOR ZP, X	LSR ZP, X	BBC 2, ZP	CLI	EOR ABS, Y	_	CLB 2, A	_	EOR ABS, X	LSR ABS, X	CLB 2, ZP
0110	6	RTS	ADC IND, X	MUL ZP, X	BBS 3, A	TST ZP	ADC ZP	ROR ZP	BBS 3, ZP	PLA	ADC IMM	ROR A	SEB 3, A	JMP IND	ADC ABS	ROR ABS	SEB 3, ZP
0111	7	BVS	ADC IND, Y	_	BBC 3, A	_	ADC ZP, X	ROR ZP, X	BBC 3, ZP	SEI	ADC ABS, Y	_	CLB 3, A	_	ADC ABS, X	ROR ABS, X	CLB 3, ZP
1000	8	BRA	STA IND, X	RRF ZP	BBS 4, A	STY ZP	STA ZP	STX ZP	BBS 4, ZP	DEY	_	TXA	SEB 4, A	STY ABS	STA ABS	STX ABS	SEB 4, ZP
1001	9	всс	STA IND, Y	_	BBC 4, A	STY ZP, X	STA ZP, X	STX ZP, Y	BBC 4, ZP	TYA	STA ABS, Y	TXS	CLB 4, A	_	STA ABS, X	-	CLB 4, ZP
1010	А	LDY IMM	LDA IND, X	LDX IMM	BBS 5, A	LDY ZP	LDA ZP	LDX ZP	BBS 5, ZP	TAY	LDA IMM	TAX	SEB 5, A	LDY ABS	LDA ABS	LDX ABS	SEB 5, ZP
1011	В	BCS	LDA IND, Y	JMP ZP, IND	BBC 5, A	LDY ZP, X	LDA ZP, X	LDX ZP, Y	BBC 5, ZP	CLV	LDA ABS, Y	TSX	CLB 5, A	LDY ABS, X	LDA ABS, X	LDX ABS, Y	CLB 5, ZP
1100	С	CPY IMM	CMP IND, X	WIT	BBS 6, A	CPY ZP	CMP ZP	DEC ZP	BBS 6, ZP	INY	CMP IMM	DEX	SEB 6, A	CPY ABS	CMP ABS	DEC ABS	SEB 6, ZP
1101	D	BNE	CMP IND, Y	_	BBC 6, A	ı	CMP ZP, X	DEC ZP, X	BBC 6, ZP	CLD	CMP ABS, Y	-	CLB 6, A	_	CMP ABS, X	DEC ABS, X	CLB 6, ZP
1110	Е	CPX IMM	SBC IND, X	DIV ZP, X	BBS 7, A	CPX ZP	SBC ZP	INC ZP	BBS 7, ZP	INX	SBC IMM	NOP	SEB 7, A	CPX ABS	SBC ABS	INC ABS	SEB 7, ZP
1111	F	BEQ	SBC IND, Y	_	BBC 7, A	_	SBC ZP, X	INC ZP, X	BBC 7, ZP	SED	SBC ABS, Y	_	CLB 7, A	_	SBC ABS, X	INC ABS, X	CLB 7, ZP

	١.	2 hyto	instruction
	١.	3-byte	IIISHUCHON

: 2-byte instruction

: 1-byte instruction

3.8 Machine instructions

						_			Α	ddr	ess	ing ı	nod	le					
Symbol	Function	Details		IMP		L	IMN	1		Α		BI.	Γ, Α	, R		ZP		ВІТ	, ZP
ADC	When T = 0	When T = 0, this instruction adds the contents	OP	n	#	OP 69	-	2	OP	n	#	OP	n	#	OP 65	n 3	2	OP	n
(Note 1) (Note 5)	When $T = 0$ $A \leftarrow A + M + C$ When $T = 1$ $M(X) \leftarrow M(X) + M + C$	When T = 0, this instruction adds the contents M, C, and A; and stores the results in A and C. When T = 1, this instruction adds the contents of M(X), M and C; and stores the results in M(X) and C. When T=1, the contents of A remain unchanged, but the contents of status flags are changed. M(X) represents the contents of memory where is indicated by X.				09	2	2							05	3	2		
AND (Note 1)	When T = 0 $A \leftarrow A \land M$ When T = 1 $M(X) \leftarrow M(X) \land M$	When T = 0, this instruction transfers the contents of A and M to the ALU which performs a bit-wise AND operation and stores the result back in A. When T = 1, this instruction transfers the contents M(X) and M to the ALU which performs a bit-wise AND operation and stores the results back in M(X). When T = 1, the contents of A remain unchanged, but status flags are changed. M(X) represents the contents of memory where is indicated by X.				29	2	2							25	3	2		
ASL	7 0 □ ← 0	This instruction shifts the content of A or M by one bit to the left, with bit 0 always being set to 0 and bit 7 of A or M always being contained in C.							0A	2	1				06	5	2		
BBC (Note 4)	Ai or Mi = 0?	This instruction tests the designated bit i of M or A and takes a branch if the bit is 0. The branch address is specified by a relative address. If the bit is 1, next instruction is executed.										1 <u>,</u> 3 20i	4	2				1 <u>7</u> 20i	5
BBS (Note 4)	Ai or Mi = 1?	This instruction tests the designated bit i of the M or A and takes a branch if the bit is 1. The branch address is specified by a relative address. If the bit is 0, next instruction is executed.										03 20i	4	2				0,7 20i	5
BCC (Note 4)	C = 0?	This instruction takes a branch to the appointed address if C is 0. The branch address is specified by a relative address. If C is 1, the next instruction is executed.																	
BCS (Note 4)	C = 1?	This instruction takes a branch to the appointed address if C is 1. The branch address is specified by a relative address. If C is 0, the next instruction is executed.																	
BEQ (Note 4)	Z = 1?	This instruction takes a branch to the appointed address when Z is 1. The branch address is specified by a relative address. If Z is 0, the next instruction is executed.																	
BIT	A ^ M	This instruction takes a bit-wise logical AND of A and M contents; however, the contents of A and M are not modified. The contents of N, V, Z are changed, but the contents of A, M remain unchanged.													24	3	2		
BMI (Note 4)	N = 1?	This instruction takes a branch to the appointed address when N is 1. The branch address is specified by a relative address. If N is 0, the next instruction is executed.																	
BNE (Note 4)	Z = 0?	This instruction takes a branch to the appointed address if Z is 0. The branch address is specified by a relative address. If Z is 1, the next instruction is executed.																	-

															Ad	ldre	ssin	g m	ode															F	Proc	ess	or st	atu	s re	giste	er
Z	ZP, 2	X	;	ZP,	, Y		,	ABS	3	А	BS,	Х	A	BS,	Υ	Π	INE)	Z	P, II	ND	П	ND,	X	11	ND,	Υ		REL			SP		7	6	5	4	3	2	1	0
OP	n	#	OP	r	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	N	٧	Т	В	D	ı	Z	С
75	4	2					6D	4	3	7D	5	3	79	5	3							61	6	2	71	6	2							N	V	•	•	•	•	Z	С
35	4	2					2D	4	3	3D	5	3	39	5	3							21	6	2	31	6	2							Z	•	•	•	•	•	Z	•
16	6	2					0E	6	3	1E	7	3																						N	•	•	•	•	•	Z	С
																																		•	•	•	•	•	•	•	•
																																		•	•	•	•	•	•	•	•
																												90	2	2				•	•	•	•	•	•	•	•
																												В0	2	2				•	•	•	•	•	•	•	•
																												F0	2	2				•	•	•	•	•	•	•	•
							2C	4	3																									M7	M6	•	•	•	•	Z	•
																												30	2	2				•	•	•	•	•	•	•	•
																												D0	2	2				•	•	•	•	•	•	•	•

3-76 3874 Group User's Manual 3-77

									A	ddr	ess	ing	mod	le						\neg
Symbol	Function	Details		IMP	,		IMN	1		Α		E	ЗIТ,	Α		ΖP		ВІ	T, Z	ΈP
			ΟP	n	#	ОР	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#
BPL (Note 4)	N = 0?	This instruction takes a branch to the appointed address if N is 0. The branch address is specified by a relative address. If N is 1, the next instruction is executed.																		
BRA	PC ← PC ± offset	This instruction branches to the appointed address. The branch address is specified by a relative address.																		
BRK	$\begin{split} B \leftarrow 1 \\ (PC) \leftarrow (PC) + 2 \\ M(S) \leftarrow PCH \\ S \leftarrow S - 1 \\ M(S) \leftarrow PCL \\ S \leftarrow S - 1 \\ M(S) \leftarrow PS \\ S \leftarrow S - 1 \\ \leftarrow ADL \\ \rightarrow CH \leftarrow ADH \end{split}$	When the BRK instruction is executed, the CPU pushes the current PC contents onto the stack. The BADRS designated in the interrupt vector table is stored into the PC.	00	7	1															
BVC (Note 4)	V = 0?	This instruction takes a branch to the appointed address if V is 0. The branch address is specified by a relative address. If V is 1, the next instruction is executed.																		
BVS (Note 4)	V = 1?	This instruction takes a branch to the appointed address when V is 1. The branch address is specified by a relative address. When V is 0, the next instruction is executed.																		
CLB	Ai or Mi ← 0	This instruction clears the designated bit i of A or M.										1В 20і	2	1				1F 20i	5	2
CLC	C ← 0	This instruction clears C.	18	2	1															
CLD	D ← 0	This instruction clears D.	D8	2	1															
CLI	I ← 0	This instruction clears I.	58	2	1															
CLT	T ← 0	This instruction clears T.	12	2	1															
CLV	V ← 0	This instruction clears V.	B8	2	1															
CMP (Note 3)	When T = 0 A - M When T = 1 M(X) - M	When T = 0, this instruction subtracts the contents of M from the contents of A. The result is not stored and the contents of A or M are not modified. When T = 1, the CMP subtracts the contents of M from the contents of M(X). The result is not stored and the contents of X, M, and A are not modified. M(X) represents the contents of memory where is indicated by X.				C9	2	2							C5	3	2			
COM	$M \leftarrow \overline{M}$	This instruction takes the one's complement of the contents of M and stores the result in M.													44	5	2			
CPX	X – M	This instruction subtracts the contents of M from the contents of X. The result is not stored and the contents of X and M are not modified.				E0	2	2							E4	3	2			
CPY	Y – M	This instruction subtracts the contents of M from the contents of Y. The result is not stored and the contents of Y and M are not modified.				C0	2	2							C4	3	2			
DEC	A ← A − 1 or M ← M − 1	This instruction subtracts 1 from the contents of A or M.							1A	2	1				C6	5	2			

														Ad	dres	ssin	g m	ode															F	Proc	esso	or st	atus	reg	giste	er
Z	ZP,)	K	Z	ΈΡ, `	<u> </u>		ABS	3	А	BS,	Х	А	BS,	Υ		IND		ZF	P, IN	۱D	11	ND,	X	II	ND,	Υ		REL			SP		7	6		4	3	2	1	0
OP	n	#	\vdash			OP	n	#	OP	n	#	ОР	n	#	OP	n	#	OP	n	#	OP	n	#	ОР	n	#	OP	n	#	OP	n	#	N	V	Т	В	D	ı	Z	С
																											10	2	2				•	•	•	•	•	•	•	•
																											80	4	2				•	•	•	•	•	•	•	•
																																	•	•	•	1	•	1	•	•
																											50	2	2				•	•	•	•	•	•	•	•
																											70	2	2				•	•	•	•	•	•	•	•
																																	•	•	•	•	•	•	•	·
																																	•	•	•	•	•	•	•	0
																																	•	•	•	•	0	0	•	•
																																	•	•	0	•	•	•	•	•
																																	•	0	•	•	•	•	•	•
D5	4	2				CD	4	3	DD	5	3	D9	5	3							C1	6	2	D1	6	2							N	•	•	•	•	•	Z	С
																																	N	•	•	•	•	•	Z	•
						EC	4	3																									N	•	•	•	•	•	Z	С
						СС	4	3																									N	•	•	•	•	•	Z	С
D6	6	2				CE	6	3	DE	7	3																						N	•	•	•	•	•	Z	•

3-78 3874 Group User's Manual 3-79

									Α	ddre	essi	ng	mod	е						\Box
Symbol	Function	Details		IMF			IMN			Α		Е	BIT,	A		ZΡ		BI	T, ZI	P
			ОР	n	#	ОР	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#
DEX	X ← X − 1	This instruction subtracts one from the current contents of X.	CA	2	1															
DEY	Y ← Y − 1	This instruction subtracts one from the current contents of Y.	88	2	1															
DIV	$\begin{array}{l} A \leftarrow (M(zz+X+1),\\ M(zz+X)) \ / \ A\\ M(S) \leftarrow \text{one's complement of Remainder}\\ S \leftarrow S-1 \end{array}$	This instruction divides the 16-bit data in M(zz+(X)) (low-order byte) and M(zz+(X)+1) (high-order byte) by the contents of A. The quotient is stored in A and the one's complement of the remainder is pushed onto the stack.																		
EOR (Note 1)	When T = 0 $A \leftarrow A \forall M$ When T = 1 $M(X) \leftarrow M(X) \forall M$	When T = 0, this instruction transfers the contents of the M and A to the ALU which performs a bit-wise Exclusive OR, and stores the result in A. When T = 1, the contents of M(X) and M are transferred to the ALU, which performs a bit-wise Exclusive OR and stores the results in M(X). The contents of A remain unchanged, but status flags are changed. M(X) represents the contents of memory where is indicated by X.				49	2	2							45	3	2			
INC	A ← A + 1 or M ← M + 1	This instruction adds one to the contents of A or M.							ЗА	2	1				E6	5	2			
INX	X ← X + 1	This instruction adds one to the contents of X.	E8	2	1															
INY	Y ← Y + 1	This instruction adds one to the contents of Y.	C8	2	1															
JMP	If addressing mode is ABS PCL \leftarrow ADL PCH \leftarrow ADH If addressing mode is IND PCL \leftarrow M (ADH, ADL) PCH \leftarrow M (ADH, ADL + 1) If addressing mode is ZP, IND PCL \leftarrow M(00, ADL) PCH \leftarrow M(00, ADL) PCH \leftarrow M(00, ADL + 1)	This instruction jumps to the address designated by the following three addressing modes: Absolute Indirect Absolute Zero Page Indirect Absolute																		
JSR	$\begin{split} M(S) &\leftarrow \text{PCH} \\ S \leftarrow S - 1 \\ M(S) &\leftarrow \text{PCL} \\ S \leftarrow S - 1 \\ \text{After executing the above,} \\ \text{if addressing mode is ABS,} \\ \text{PCL} \leftarrow \text{ADL} \\ \text{PCH} \leftarrow \text{ADH} \\ \text{if addressing mode is SP,} \\ \text{PCL} \leftarrow \text{ADL} \\ \text{PCH} \leftarrow \text{FF} \\ \text{If addressing mode is ZP, IND,} \\ \text{PCL} \leftarrow M(00, \text{ADL}) \\ \text{PCH} \leftarrow M(00, \text{ADL} + 1) \end{split}$	This instruction stores the contents of the PC in the stack, then jumps to the address designated by the following addressing modes: Absolute Special Page Zero Page Indirect Absolute																		
LDA (Note 2)	When T = 0 $A \leftarrow M$ When T = 1 $M(X) \leftarrow M$	When T = 0, this instruction transfers the contents of M to A. When T = 1, this instruction transfers the contents of M to $(M(X))$. The contents of A remain unchanged, but status flags are changed. $M(X)$ represents the contents of memory where is indicated by X.				A9	2	2							A5	3	2			
LDM	M ← nn	This instruction loads the immediate value in M.													3C	4	3			
LDX	$X \leftarrow M$	This instruction loads the contents of M in X.				A2	2	2							A6	3	2			
LDY	$Y \leftarrow M$	This instruction loads the contents of M in Y.				A0	2	2							A4	3	2			

														Ad	dres	sin	g mo	ode															F	roc	esso	or sta	atus	reç	giste	r
Z	ΈP,)	K	Z	ΖP, `	Y		ABS	3	А	BS,	Х	А	BS,	Υ		IND		ZF	P, IN	ID.	IN	1D, I	X	IN	۱D, ۱	Υ	F	REL			SP		7	6	5	4	3	2	1	0
OP	n	#	ОР	n	#	ОР	n	#	ОР	n	#	ОР	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	N	V	Т	В	D	ı	z	С
																																	N	•	•	•	•	٠	Z	•
																																	N	•	•	•	•	•	Z	•
E2	16	2																															•	•	•	•	•	•	•	•
55	4	2				4D	4	3	5D	5	3	59	5	3							41	6	2	51	6	2							N	•	•	•	•	•	Z	•
F6	6	2				EE	6	3	FE	7	3																						N	•	•	•	•	•	Z	•
																																	N	•	•	•	•	•	Z	•
																																	N	•	•	•	•	•	Z	
						4C	3	3							6C	5	3	B2	4	2													•	•	•	•	•	•	•	•
						20		3										02	7	2										22	5	2	•	•	•	•	•	•	•	•
B5	4	2				AD	4	3	BD	5	3	В9	5	3							A1	6	2	B1	6	2							N	•	•	•	•	•	Z	•
																																	•	•	•	•	•	•	•	•
			В6	4	2	AE	4	3				BE	5	3																			N	•	•	•	•	•	Z	•
В4	4	2				AC	4	3	вс	5	3																						N	•	•	•	•	•	Z	•

									Α	ddre	essi	ng	mod	e						
Symbol	Function	Details		IMP	,	Π	IMN	1		Α		Е	BIT,	A		ZP		BI	T, Z	P
			OP	n	#	ОР	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#
LSR	7 0 0 → □	This instruction shifts either A or M one bit to the right such that bit 7 of the result always is set to 0, and the bit 0 is stored in C.							4A	2	1				46	5	2			
MUL	$M(S) \bullet A \leftarrow A * M(zz + X)$ $S \leftarrow S - 1$	This instruction multiply Accumulator with the memory specified by the Zero Page X address mode and stores the high-order byte of the result on the Stack and the low-order byte in A.																		
NOP	PC ← PC + 1	This instruction adds one to the PC but does no otheroperation.	EΑ	2	1															
ORA (Note 1)	When T = 0 $A \leftarrow A \lor M$ When T = 1 $M(X) \leftarrow M(X) \lor M$	When T = 0, this instruction transfers the contents of A and M to the ALU which performs a bit-wise "OR", and stores the result in A. When T = 1, this instruction transfers the contents of $M(X)$ and the M to the ALU which performs a bit-wise OR, and stores the result in $M(X)$. The contents of A remain unchanged, but status flags are changed. $M(X)$ represents the contents of memory where is indicated by X.				09	2	2							05	3	2			
PHA	S ← S − 1	This instruction pushes the contents of A to the memory location designated by S, and decrements the contents of S by one.	48	3	1															
PHP	$\begin{array}{l} M(S) \leftarrow PS \\ S \leftarrow S - 1 \end{array}$	This instruction pushes the contents of PS to the memory location designated by S and decrements the contents of S by one.	08	3	1															
PLA	$\begin{array}{c} S \leftarrow S+1 \\ A \leftarrow M(S) \end{array}$	This instruction increments S by one and stores the contents of the memory designated by S in A.	68	4	1															
PLP	$\begin{array}{c} S \leftarrow S+1 \\ PS \leftarrow M(S) \end{array}$	This instruction increments S by one and stores the contents of the memory location designated by S in PS.	28	4	1															
ROL	7 0 	This instruction shifts either A or M one bit left through C. C is stored in bit 0 and bit 7 is stored in C.							2A	2	1				26	5	2			
ROR	7 0 —□→	This instruction shifts either A or M one bit right through C. C is stored in bit 7 and bit 0 is stored in C.							6A	2	1				66	5	2			
RRF	7 0	This instruction rotates 4 bits of the M content to the right.													82	8	2			
RTI	$\begin{array}{c} S \leftarrow S+1 \\ PS \leftarrow M(S) \\ S \leftarrow S+1 \\ PCL \leftarrow M(S) \\ S \leftarrow S+1 \\ PCH \leftarrow M(S) \end{array}$	This instruction increments S by one, and stores the contents of the memory location designated by S in PS. S is again incremented by one and stores the contents of the memory location designated by S in PCL. S is again incremented by one and stores the contents of memory location designated by S in PCH.	40	6	1															
RTS	$\begin{array}{c} S \leftarrow S+1 \\ PCL \leftarrow M(S) \\ S \leftarrow S+1 \\ PCH \leftarrow M(S) \\ (PC) \leftarrow (PC)+1 \end{array}$	This instruction increments S by one and stores the contents of the memory location designated by S in PCL. S is again incremented by one and the contents of the memory location is stored in PCH. PC is incremented by 1.	60	6	1															

														Ad	dres	ssin	g m	ode															F	roc	esso	or st	atus	reg	jiste	er
Z	ΈP, λ	Κ	2	ZP,	Υ		ABS	3	А	BS,	Х	А	BS,	Υ		INE)	ZI	P, IN	ID	II	ND,	X	IN	ND,	Υ		REL			SP		7	6	5	4	3	2	1	0
OP	n	#	OP	n	#	OP	n	#	OP	n	#	OР	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	N	٧	Т	В	D	ı	Z	С
56	6	2				4E	6	3	5E	7	3																						0	•	•	•	•	•	Z	С
62	15	2																															•	•	•	•	•	•	•	•
																																	•	•	•	•	•	•	•	•
15	4	2				0D	4	3	1D	5	3	19	5	3							01	6	2	11	6	2							N	•	•	•	•	•	Z	•
																																	•	•	•	•	•	•	•	•
																																	•	•	•	•	•	•	•	•
																																	N	•	•	•	•	•	Z	•
																																		(Va	lue	save	ed ir	n sta	nck)	
36	6	2				2E	6	3	3E	7	3																						N	•	•	•	•	•	Z	С
76	6	2				6E	6	3	7E	7	3																						N	•	•	•	•	•	Z	С
																																	•	•	•	•	•	•	•	•
																																	•	(Va	lue	save	ed ir	n sta	ick)	•
																																								,

3-82 3874 Group User's Manual 3-83

						_			/	hddr	ess	ing ı	mod	le						
Symbol	Function	Details		IMF			IM	M		Α		B	IT,	Α		ZP		ВІ	T, Z	ΈP
			OP	n	#	OF	r	n #	OP	n	#	ОР	n	#	OP	n	#	OP	n	#
SBC (Note 1) (Note 5)	When T = 0 $A \leftarrow A - M - C$ $When T = 1$ $M(X) \leftarrow M(X) - M - C$	When T = 0, this instruction subtracts the value of M and the complement of C from A, and stores the results in A and C. When T = 1, the instruction subtracts the contents of M and the complement of C from the contents of M(X), and stores the results in M(X) and C. A remain unchanged, but status flag are changed. M(X) represents the contents of memory where is indicated by X.				ES	9 2	2							E5	3	2			
SEB	Ai or Mi ← 1	This instruction sets the designated bit i of A or M.										0 <u>В</u> 20і	2	1				0F 20i	5	2
SEC	C ← 1	This instruction sets C.	38	2	1															
SED	D ← 1	This instruction set D.	F8	2	1															
SEI	I ← 1	This instruction set I.	78	2	1															
SET	T ← 1	This instruction set T.	32	2	1															
STA	$M \leftarrow A$	This instruction stores the contents of A in M. The contents of A does not change.													85	4	2			
STP		This instruction resets the oscillation control F/F and the oscillation stops. Reset or interrupt input is needed to wake up from this mode.	42	2	1															
STX	$M \leftarrow X$	This instruction stores the contents of X in M. The contents of X does not change.													86	4	2			
STY	$M \leftarrow Y$	This instruction stores the contents of Y in M. The contents of Y does not change.													84	4	2			
TAX	$X \leftarrow A$	This instruction stores the contents of A in X. The contents of A does not change.	AA	2	1															
TAY	Y ← A	This instruction stores the contents of A in Y. The contents of A does not change.	А8	2	1															
TST	M = 0?	This instruction tests whether the contents of M are "0" or not and modifies the N and Z.													64	3	2			
TSX	X←S	This instruction transfers the contents of S in X.	ВА	2	1															
TXA	$A \leftarrow X$	This instruction stores the contents of X in A.	8A	2	1															
TXS	S←X	This instruction stores the contents of X in S.	9A	2	1															
TYA	A ← Y	This instruction stores the contents of Y in A.	98	2	1															
WIT		The WIT instruction stops the internal clock but not the oscillation of the oscillation circuit is not stopped. CPU starts its function after the Timer X over flows (comes to the terminal count). All registers or internal memory contents except Timer X will not change during this mode. (Of course needs VDD).	C2	2	1															

														Ad	dres	sing	j mo	ode															F	roc	esso	or st	atus	reg	jiste	er
Z	'P,)	X	Z	'P, \	Y		ABS	3	А	BS,	Х	Α	BS,	Υ		IND		ZF	P, IN	ID	IN	ND,	Х	IN	ND, `	Υ	F	REL			SP		7	6	5	4	3	2	1	C
P	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	N	٧	Т	В	D	ı	Z	C
F5	4	2				ED	4	3	FD	5	3	F9	5	3							E1	6	2	F1	6	2							N	V	•	•	•	•	Z	
																																	•	•	•	•	•	•	•	•
																																	•	•	•	•	•	•	•	1
_																																	•	•	•	•	1	1	•	•
_																																	•	•	1	•	•	•	•	
95	5	2				8D	5	3	9D	6	3	99	6	3							81	7	2	91	7	2							•	•	•	•	•	•	•	
																																	•	•	•	•	•	•	•	
			96	5	2	8E	5	3																									•	•	•	•	•	•	•	
94	5	2				8C	5	3																									•	•	•	•	•	•	•	
																																	N	•	•	•	•	•	Z	
																																	N	•	•	•	•	•	Z	
																																	N	•	•	•	•	•	Z	
																																	N	•	•	•	•	•	Z	
																																	N		•	•	•		Z	
																																	•	•	•	•	•	•	7	L
																																	N •		•	•	•	•	Z •	

3-84 3874 Group User's Manual 3874 Group User's Manual 3-85

Notes 1: The number of cycles "n" is increased by 3 when T is 1.
2: The number of cycles "n" is increased by 2 when T is 1.
3: The number of cycles "n" is increased by 1 when T is 1.
4: The number of cycles "n" is increased by 2 when branching has occurred.
5: N, V, and Z flags are invalid in decimal operation mode.

APPENDIX

3.8 Machine instructions


Symbol	Contents	Symbol	Contents
IMP	Implied addressing mode	+	Addition
IMM	Immediate addressing mode	_	Subtraction
Α	Accumulator or Accumulator addressing mode	*	Multiplication
BIT, A	Accumulator bit addressing mode	/	Division
BIT, A, R	Accumulator bit relative addressing mode	٨	Logical OR
ZP	Zero page addressing mode	V	Logical AND
BIT, ZP	Zero page bit addressing mode	∀	Logical exclusive OR
BIT, ZP, R	Zero page bit relative addressing mode	_	Negation
ZP, X	Zero page X addressing mode	\leftarrow	Shows direction of data flow
ZP, Y	Zero page Y addressing mode	X	Index register X
ABS	Absolute addressing mode	Υ	Index register Y
ABS, X	Absolute X addressing mode	S	Stack pointer
ABS, Y	Absolute Y addressing mode	PC	Program counter
IND	Indirect absolute addressing mode	PS	Processor status register
		РСн	8 high-order bits of program counter
ZP, IND	Zero page indirect absolute addressing mode	PCL	8 low-order bits of program counter
		ADH	8 high-order bits of address
IND, X	Indirect X addressing mode	ADL	8 low-order bits of address
IND, Y	Indirect Y addressing mode	FF	FF in Hexadecimal notation
REL	Relative addressing mode	nn	Immediate value
SP	Special page addressing mode	ZZ	Zero page address
С	Carry flag	M	Memory specified by address designation of any ad-
Z	Zero flag		dressing mode
1	Interrupt disable flag	M(X)	Memory of address indicated by contents of index
D	Decimal mode flag		register X
B T	Break flag X-modified arithmetic mode flag	M(S)	Memory of address indicated by contents of stack pointer
V	Overflow flag	M(ADH, ADL)	Contents of memory at address indicated by ADH and
N	Negative flag		ADL, in ADH is 8 high-order bits and ADL is 8 low-or-
			der bits.
		M(00, ADL)	Contents of address indicated by zero page ADL
		Ai	Bit i (i = 0 to 7) of accumulator
		Mi	Bit i (i = 0 to 7) of memory
		OP	Opcode
		n	Number of cycles
		#	Number of bytes

3.9 SFR memory map

000016	Port P0 (P0)
000116	Port P0 direction register (P0D)
000216	Port P1 (P1)
000316	Port P1 direction register (P1D)
000416	Port P2 (P2)
000516	Port P2 direction register (P2D)
000616	Port P3 (P3)
000716	Port P3 direction register (P3D)
000816	Port P4 (P4)
000916	Port P4 direction register (P4D)
000A16	Port P5 (P5)
000B ₁₆	Port P5 direction register (P5D)
000C16	Port P6 (P6)
000D16	Port P6 direction register (P6D)
000E16	Port P7 (P7)
000F ₁₆	Port P7 direction register (P7D)
001016	Port P8 (P8)
001116	Port P8 direction register (P8D)
001216	Port P9 (P9)
001316	Serial I/O3 register/Transfer counter (SIO3)
001416	Serial I/O3 control register 1 (SIO3CON1)
001516	Serial I/O3 control register 2 (SIO3CON2)
001616	Serial I/O3 control register 3 (SIO3CON3)
001716	Serial I/O3 automatic transfer data pointer (SIO3DP)
001816	Transmit/Receive buffer register (TB/RB)
001916	Serial I/O1 status register (SIO1STS)
001A ₁₆	Serial I/O1 control register (SIO1CON)
001B ₁₆	UART control register (UARTCON)
001C ₁₆	Baud rate generator (BRG)
001D ₁₆	Serial I/O2 control register (SIO2CON)
001E ₁₆	Watchdog timer control register (WDTCON)
001F ₁₆	Serial I/O2 register (SIO2)

002016	Timer X (low-order) (TXL)
002116	Timer X (high-order) (TXH)
002216	Timer Y (low-order) (TYL)
002316	Timer Y (high-order) (TYH)
002416	Timer 1 (T1)
002516	Timer 2 (T2)
002616	Timer 3 (T3)
002716	Timer X mode register (TXM)
002816	Timer Y mode register (TYM)
002916	Timer 123 mode register (T123M)
002A16	Communication mode register (BUSM)
002B ₁₆	Transmit control register (TXDCON)
002C16	Transmit status register (TXDSTS)
002D16	Receive control register (RXDCON)
002E ₁₆	Receive status register (RXDSTS)
002F16	Bus interrupt source discrimination control register (BICOND)
003016	Control field selection register (CFSEL)
003116	Control field register (CF)
003216	Transmit/Receive FIFO (TRFIFO)
003316	PULL UP register (PULLU)
003416	A-D control register (ADCON)
003516	A-D/D-A conversion register (AD)
003616	Interrupt source discrimination register 2 (IREQD2)
003716	Interrupt source discrimination control register 2 (ICOND2)
003816	Interrupt source discrimination register 1 (IREQD1)
003916	Interrupt source discrimination control register 1 (ICOND1)
003A16	Interrupt edge selection register (INTEDGE)
003B ₁₆	CPU mode register (CPUM)
003C16	Interrupt request register 1 (IREQ1)
003D16	Interrupt request register 2 (IREQ2)
003E16	Interrupt control register 1 (ICON1)
003F ₁₆	Interrupt control register 2 (ICON2)

3.10 Pin configuration



MITSUBISHI SEMICONDUCTORS USER'S MANUAL 3874 Group

Sep. First Edition 1998

Editioned by

Committee of editing of Mitsubishi Semiconductor USER'S MANUAL

Published by

Mitsubishi Electric Corp., Semiconductor Marketing Division

This book, or parts thereof, may not be reproduced in any form without permission of Mitsubishi Electric Corporation.

©1998 MITSUBISHI ELECTRIC CORPORATION

User's Manual 3874 Group



HEAD OFFICE: MITSUBISHI DENKI BLDG., MARUNOUCHI, TOKYO 100. TELEX: J24532 CABLE: MELCO TOKYO

REVISION DESCRIPTION LIST	3874 Group User's Manual

Rev.	Revision Description	Rev.
No.		date
1.0	First Edition	980910