

# MESC TECHNICAL NEWS

No. M7700-66-9912

## Corrections and Supplementary Explanation for “7751 Group User’s Manual” (REV. C)

This news includes a few corrections and supplementary explanation for “7751 Group User’s Manual”.

And also, this news includes the information previously announced by the MESC TECHNICAL NEWS (No. M7700-59-9912, Corrections and Supplementary Explanation for “7751 Group User’s Manual” REV. B). ★ represents the new information.

The information about the product expansion, electrical characteristics, and development support tools will not be announced by the MESC TECHNICAL NEWS, even if the above information is updated.

So, for the product expansion, electrical characteristics, and development support tools, please refer to the latest version of the following documents in our web site:

- Product Expansion  
Mitsubishi Microcomputers General Catalog\*
- Electrical Characteristics  
Datasheets
- Development Support Tools  
Datasheets  
Microcomputers Development Support Tools Catalog\*
- Microcomputers Development Support Tools Accessory Guide



### Please Visit Our Web Site.

- Mitsubishi MCU Technical Information (<http://www.infocom.mesc.co.jp/indexe.htm>)
- Mitsubishi Microcomputer Development Support Tools  
([http://www.tool-spt.mesc.co.jp/index\\_e.htm](http://www.tool-spt.mesc.co.jp/index_e.htm))







✽ The printed version is also released.

**Note:** For products not included in the above web site, refer to “1996 MITSUBISHI SEMI-CONDUCTORS DATA BOOK (SINGLE-CHIP 16-BIT MICROCOMPUTERS) Vol. 1 to 2.”

Corrections and Supplementary Explanation for “7751 Group User’s Manual” (REV.C) No.1

Page	Error	Correction																
P2-8 (2) Bit 1: Zero flag (Z)	<b>Note:</b> This flag is invalid in the decimal mode addition (the <b>ADC</b> instruction).	<b>Note:</b> This flag is invalid in the decimal mode addition (the <b>ADC</b> instruction) and subtraction (the <b>SBC</b> instruction).																
P2-27 Fig. 2.5.4, P12-7 Fig.12.1.4, P13-12 Fig. 13.2.1, P20-28 address 5E16	Processor mode register 0 (Address 5E16) <table border="1"> <thead> <tr> <th>Bit</th> <th>Bit name</th> <th>Functions</th> </tr> </thead> <tbody> <tr> <td>4</td> <td rowspan="2">Interrupt priority detection time select bits</td> <td>b5 b4 0 0 : 7 cycles of <math>\phi</math> 0 1 : 4 cycles of <math>\phi</math></td> </tr> <tr> <td>5</td> <td>1 0 : 2 cycles of <math>\phi</math> 1 1 : Not selected.</td> </tr> </tbody> </table>	Bit	Bit name	Functions	4	Interrupt priority detection time select bits	b5 b4 0 0 : 7 cycles of $\phi$ 0 1 : 4 cycles of $\phi$	5	1 0 : 2 cycles of $\phi$ 1 1 : Not selected.	Processor mode register 0 (Address 5E16) <table border="1"> <thead> <tr> <th>Bit</th> <th>Bit name</th> <th>Functions</th> </tr> </thead> <tbody> <tr> <td>4</td> <td rowspan="2">Interrupt priority detection time select bits</td> <td>b5 b4 0 0 : 7 cycles of <math>\phi_{BIU}</math> 0 1 : 4 cycles of <math>\phi_{BIU}</math></td> </tr> <tr> <td>5</td> <td>1 0 : 2 cycles of <math>\phi_{BIU}</math> 1 1 : Not selected.</td> </tr> </tbody> </table>	Bit	Bit name	Functions	4	Interrupt priority detection time select bits	b5 b4 0 0 : 7 cycles of $\phi_{BIU}$ 0 1 : 4 cycles of $\phi_{BIU}$	5	1 0 : 2 cycles of $\phi_{BIU}$ 1 1 : Not selected.
Bit	Bit name	Functions																
4	Interrupt priority detection time select bits	b5 b4 0 0 : 7 cycles of $\phi$ 0 1 : 4 cycles of $\phi$																
5		1 0 : 2 cycles of $\phi$ 1 1 : Not selected.																
Bit	Bit name	Functions																
4	Interrupt priority detection time select bits	b5 b4 0 0 : 7 cycles of $\phi_{BIU}$ 0 1 : 4 cycles of $\phi_{BIU}$																
5		1 0 : 2 cycles of $\phi_{BIU}$ 1 1 : Not selected.																
P4-13 Line 5	As the interrupt priority level detection time, normally select “2 cycles of internal clock $\phi$ .”	As the interrupt priority level detection time, normally select “2 cycles of $\phi_{BIU}$ .”																
P4-13 Fig. 4.6.1	<table border="1"> <thead> <tr> <th>b5, b4</th> <th>Interrupt priority detection time select bits</th> </tr> </thead> <tbody> <tr> <td>0 0</td> <td>7 cycles of <math>\phi</math> [(a) shown below]</td> </tr> <tr> <td>0 1</td> <td>4 cycles of <math>\phi</math> [(b) shown below]</td> </tr> <tr> <td>1 0</td> <td>2 cycles of <math>\phi</math> [(c) shown below]</td> </tr> </tbody> </table> 	b5, b4	Interrupt priority detection time select bits	0 0	7 cycles of $\phi$ [(a) shown below]	0 1	4 cycles of $\phi$ [(b) shown below]	1 0	2 cycles of $\phi$ [(c) shown below]	<table border="1"> <thead> <tr> <th>b5, b4</th> <th>Interrupt priority detection time select bits</th> </tr> </thead> <tbody> <tr> <td>0 0</td> <td>7 cycles of <math>\phi_{BIU}</math> [(a) shown below]</td> </tr> <tr> <td>0 1</td> <td>4 cycles of <math>\phi_{BIU}</math> [(b) shown below]</td> </tr> <tr> <td>1 0</td> <td>2 cycles of <math>\phi_{BIU}</math> [(c) shown below]</td> </tr> </tbody> </table> 	b5, b4	Interrupt priority detection time select bits	0 0	7 cycles of $\phi_{BIU}$ [(a) shown below]	0 1	4 cycles of $\phi_{BIU}$ [(b) shown below]	1 0	2 cycles of $\phi_{BIU}$ [(c) shown below]
b5, b4	Interrupt priority detection time select bits																	
0 0	7 cycles of $\phi$ [(a) shown below]																	
0 1	4 cycles of $\phi$ [(b) shown below]																	
1 0	2 cycles of $\phi$ [(c) shown below]																	
b5, b4	Interrupt priority detection time select bits																	
0 0	7 cycles of $\phi_{BIU}$ [(a) shown below]																	
0 1	4 cycles of $\phi_{BIU}$ [(b) shown below]																	
1 0	2 cycles of $\phi_{BIU}$ [(c) shown below]																	
	<b>Note:</b> Pulse exists when “2 cycles of $\phi$ ” is selected.	<b>Note:</b> Pulse exists when “2 cycles of $\phi_{BIU}$ ” is selected.																
P4-26 Lines 2, 3	•••, 2 to 7 cycles of $\phi$ are required •••	•••, 2 to 7 cycles of $\phi_{BIU}$ are required •••																
P4-26 Table 4.11.1	<table border="1"> <thead> <tr> <th>Interrupt priority level detection time</th> </tr> </thead> <tbody> <tr> <td>7 cycles of <math>\phi</math></td> </tr> <tr> <td>4 cycles of <math>\phi</math></td> </tr> <tr> <td>2 cycles of <math>\phi</math></td> </tr> </tbody> </table>	Interrupt priority level detection time	7 cycles of $\phi$	4 cycles of $\phi$	2 cycles of $\phi$	<table border="1"> <thead> <tr> <th>Interrupt priority level detection time</th> </tr> </thead> <tbody> <tr> <td>7 cycles of <math>\phi_{BIU}</math></td> </tr> <tr> <td>4 cycles of <math>\phi_{BIU}</math></td> </tr> <tr> <td>2 cycles of <math>\phi_{BIU}</math></td> </tr> </tbody> </table>	Interrupt priority level detection time	7 cycles of $\phi_{BIU}$	4 cycles of $\phi_{BIU}$	2 cycles of $\phi_{BIU}$								
Interrupt priority level detection time																		
7 cycles of $\phi$																		
4 cycles of $\phi$																		
2 cycles of $\phi$																		
Interrupt priority level detection time																		
7 cycles of $\phi_{BIU}$																		
4 cycles of $\phi_{BIU}$																		
2 cycles of $\phi_{BIU}$																		
P5-44 Note 2	•••, the TAIOUT pin outputs “L” level of the PWM pulse which has the same width as set “H” level of the PWM pulse after a trigger generated. •••	•••, the TAIOUT pin outputs “L” level for a period of $(1/f_i) \times (m + 1) \times (n + 1)$ after a trigger generated. •••																

Corrections and Supplementary Explanation for “7751 Group User’s Manual” (REV.C) No.2

Page	Error	Correction
<p>P5-46 Fig. 5.6.6</p>	 <p>① Count source</p> <p>TAI<sub>in</sub> pin's input signal</p> <p>② 8-bit prescaler's underflow signal</p> <p>PWM pulse output from TAI<sub>out</sub> pin</p> <p>Timer Ai interrupt request bit</p>	 <p>① Count source</p> <p>TAI<sub>in</sub> pin's input signal</p> <p>② 8-bit prescaler's underflow signal</p> <p>PWM pulse output from TAI<sub>out</sub> pin</p> <p>Timer Ai interrupt request bit</p>
<p>P7-30 Fig. 7.3.9</p>	 <p>CLK<sub>i</sub></p> <p>CLK<sub>i</sub></p>	 <p>CLK<sub>i</sub></p> <p>CLK<sub>i</sub></p>
<p>P7-49 Line 2</p>	<p>...and reception starts at detecting ST.</p>	<p>...and <u>transfer clock is generated</u> at detecting ST, and reception starts.</p>
<p>P7-50 Fig. 7.4.11</p>	 <p>Transfer clock</p> <p>Reception started at falling of start bit</p>	 <p>Transfer clock</p> <p><u>Transfer clock is generated</u> at falling of start bit, and reception starts.</p>
<p>P9-8 Line 6 and after</p>	<p>2. When the <b>STP</b> instruction (refer to “<b>Chapter 10. STOP MODE</b>”) is executed, Watchdog timer stops. When Watchdog timer is used to detect the program runaway, <u>select “STP instruction disable” with mask option.</u></p>	<p>2. When the <b>STP</b> instruction (refer to “<b>CHAPTER 10. STOP MODE</b>”) is executed, the watchdog timer stops. <u>Unexpected execution of the STP instruction code (DB16) owing to a program runaway causes Watchdog timer to stop. Therefore, when the watchdog timer is used to detect a program runaway, we recommend the user to select “STP instruction disabled” with “STP instruction option” on “MASK ROM ORDER CONFIRMATION FORM.”</u></p>

## Corrections and Supplementary Explanation for “7751 Group User’s Manual” (REV.C) No.3

Page	Error	Correction
P10-4 Last 3 lines before “ <b>Note</b> ”	<b>(Note)</b> <b>***</b> MSB becomes “0.” For interrupts not to be accepted, <b>***</b>	<b>(Note)</b> <b>***</b> MSB becomes “0.” (When the level sense of an INT <sub>i</sub> interrupt is used, an interrupt request is not retained. Therefore, if the level at the INT <sub>i</sub> pin is invalid when the watchdog timer’s MSB becomes “0,” the interrupt request is not accepted.) For interrupts not to be accepted, <b>***</b>
★ P20-35 <b>Note 4</b>	<b>4:</b> <u>When supplying V<sub>SS</sub> level to the CNV<sub>SS</sub> pin, these pins remain set to the input mode until they are switched to the output mode by software after reset (until the pin function is switched in the case of the φ<sub>1</sub> pin in the memory expansion mode). While pins remain set to the input mode, consequently, voltage levels of pins are unstable, and a power source current can increase.</u>	<b>4:</b> <u>When V<sub>SS</sub> level is applied to the CNV<sub>SS</sub> pin, note the following: this pin functions as an input port from reset until the processor mode is switched to the memory expansion mode or micro-processor mode by software (in the case of the φ<sub>1</sub> pin in the memory expansion mode, until the pin function is switched). Therefore, a voltage level of this pin is undefined and the power source current may increase while this pin functions as an input port.</u>
P20-63 First line	<b>(4) Wiring for CNV<sub>SS</sub> (V<sub>PP</sub>) pin of built-in PROM version</b>	<b>(4) Wiring for CNV<sub>SS</sub> (V<sub>PP</sub>) pin of built-in PROM version and flash memory version</b>
P20-63 Last line	<b>***</b> built-in PROM. This may cause a program runaway.	<b>***</b> built-in PROM. This may cause a program runaway. <b>For the CNV<sub>SS</sub> (V<sub>PP</sub>) pin of the built-in flash memory version, the above caution is also applied.</b>
P20-69 5. Setup for I/O ports	<Software protection> ● As for an input port, <b>***</b> equal or not. ● As for an output port, <b>***</b> , rewrite data to its port Pi register periodically. ● Rewrite data to port Pi direction registers periodically.	<Software protection> ● As for an input port, <b>***</b> equal or not. ● As for an output port, <b>***</b> , rewrite <b>(Note)</b> data to its port Pi register periodically. ● Rewrite <b>(Note)</b> data to port Pi direction registers periodically. <b>Note:</b> Be sure to use the <b>LDM</b> or <b>STA</b> instruction for the above rewriting.
P20-72 [Q] Last line	● The interrupt <b>***</b> 2 cycles of φ.	● The interrupt <b>***</b> 2 cycles of φ <sub>BIU</sub> .