

# MESC TECHNICAL NEWS

No. M7700-65-9912

## Corrections and Supplementary Explanation for “7733/7735/7736 Group User’s Manual” (REV. B)

This news includes a few corrections and supplementary explanation for “7733/7735/7736 Group User’s Manual”.

And also, this news includes the information previously announced by the MESC TECHNICAL NEWS (No. M7700-37-9803, Corrections and Supplementary Explanation for “7733/7735/7736 Group User’s Manual” REV. A).

**Notes 1:** ★ represents the new information.

**2:** ★ represents the information corrected only in the PDF version, not in the printed version (No. H-EF490-A) .

As previously announced by the MESC TECHNICAL NEWS (No. M7700-40-9809), the specifications of the 7733/7735/7736 Group MCUs have been revised. The revised points for the 7733/7735/7736 Group User’s Manual are described on the last three pages of this news. For details of this revision, please refer to the MESC TECHNICAL NEWS, No. M7700-40-9809.

The information about the product expansion, electrical characteristics, and development support tools will not be announced by the MESC TECHNICAL NEWS, even if the above information is updated.

So, for the product expansion, electrical characteristics, and development support tools, please refer to the latest version of the following documents in our web site:

- Product Expansion  
Mitsubishi Microcomputers General Catalog\*
- Electrical Characteristics  
Datasheets
- Development Support Tools  
Datasheets  
Microcomputers Development Support Tools Catalog\*  
Microcomputers Development Support Tools Accessory Guide

Please Visit Our Web Site.

- Mitsubishi MCU Technical Information (<http://www.infocom.mesc.co.jp/indexe.htm>)
- Mitsubishi Microcomputer Development Support Tools  
([http://www.tool-spt.mesc.co.jp/index\\_e.htm](http://www.tool-spt.mesc.co.jp/index_e.htm))

※ The printed version is also released.

**Notes 3:** For products not included in the above web site, refer to “1996 MITSUBISHI SEMICONDUCTORS DATA BOOK (SINGLE-CHIP 16-BIT MICROCOMPUTERS) Vol. 1 to 2.”





Corrections and Supplementary Explanation for “7733/35/36 Group User’s Manual” (REV. B) No. 1

Page	Error	Correction
★ PART 1 P2-8 (2) Bit 1: Zero flag (Z)	This flag is ignored for <u>an addition instruction in the decimal mode (the <b>ADC</b> instruction).</u>	This flag is ignored for <u>an addition and subtraction instructions (the <b>ADC</b> and the <b>SBC</b> instructions) in the decimal mode.</u>
★ PART 1 P2-19 Fig. 2.4.1, P21-31 address 63 <sub>16</sub>	Procedure ..... <b>Note:</b> When changing ... this procedure.	Procedure ..... <b>Note:</b> When changing ... this procedure. <div>The occurrence of an interrupt between ① and ② makes writing invalid. If there is a possibility that an interrupt occurs at this timing, be sure to read and confirm this bit's value after writing.</div>
★ PART 1 P6-23 Fig. 6.4.3	<div>Setting of the division ratio (b<sub>15</sub>) (b<sub>8</sub>) (b<sub>7</sub>) (b<sub>0</sub>) </div> <div>Timer A0 register (addresses 47<sub>16</sub>, 46<sub>16</sub>) Timer A1 register (addresses 49<sub>16</sub>, 48<sub>16</sub>) Timer A2 register (addresses 4B<sub>16</sub>, 4A<sub>16</sub>) Timer A3 register (addresses 4D<sub>16</sub>, 4C<sub>16</sub>) Timer A4 register (addresses 4F<sub>16</sub>, 4E<sub>16</sub>) Values 0000<sub>16</sub> to FFFF<sub>16</sub>(n) can be set.</div> <div>⌘ Counter divides ... while counting up.</div>	<div>Setting of the division ratio (b<sub>15</sub>) (b<sub>8</sub>) (b<sub>7</sub>) (b<sub>0</sub>) </div> <div>Timer A0 register (addresses 47<sub>16</sub>, 46<sub>16</sub>) Timer A1 register (addresses 49<sub>16</sub>, 48<sub>16</sub>) Timer A2 register (addresses 4B<sub>16</sub>, 4A<sub>16</sub>) Timer A3 register (addresses 4D<sub>16</sub>, 4C<sub>16</sub>) Timer A4 register (addresses 4F<sub>16</sub>, 4E<sub>16</sub>) Values 0000<sub>16</sub> to FFFF<sub>16</sub>(n) can be set. <b>(Note)</b></div> <div>⌘ Counter divides ... while counting up. <div><b>Note:</b> When the free-run count type with timers A2, A3, and A4 is selected, this set value is invalid.</div></div>
★ PART 1 P6-27 Fig. 6.4.7	<div>FFFF<sub>16</sub> n=reload value ① Counting is started. n 0000<sub>16</sub> ⌘ The above is applied ... selection bit = “0”).</div>	<div>FFFF<sub>16</sub> Counting is started. (Note) n 0000<sub>16</sub> ⌘ The above is applied ... selection bit = “0”). <div><b>Note:</b> At count start, the contents of the counter are undefined.</div></div>

## Corrections and Supplementary Explanation for "7733/35/36 Group User's Manual" (REV. B) No. 2

Page	Error	Correction
★ PART 1 P6-47 ★ Line 23	2: ●●, pin TAIOUT outputs "L" level of which width is the same as the PWM pulse's "H" level width which was set. ●●	2: ●●, after a trigger occurs (★), pin TAIOUT outputs "L" level for a period of $(1/f_i) \times (m + 1) \times (n + 1)$ . ●● (★)
★ PART 1 P6-49 Fig. 6.6.6		
★ PART 1 P7-31 Line 7	The timer Bi overflow flag is cleared to "0" when a value is written to the timer Bi mode register with the count start flag = "1."	The timer Bi overflow flag is cleared to "0" at the next count timing of the count source when a value is written to the timer Bi mode register with the count start flag = "1."
★ PART 1 P7-36 Fig. 7.6.2, P17-55 Fig. 17.5.3	<p>Sub clock : <math>f(X_{CIN})</math></p> <p>Main clock : <math>f(X_{IN})</math></p>	<p>Sub clock : <math>f(X_{CIN})</math></p> <p>Main clock : <math>f(X_{IN})</math></p>
★ PART 1 P8-32 Line 4, P8-39 Lines 3 and 4, P8-53 Lines 3 and 4	●● after <u>one cycle</u> of the transfer clock has passed.	●● after <u>a maximum of 1 cycle</u> of the transfer clock has passed.
★ PART 1 P8-40 Fig. 8.3.13		

## Corrections and Supplementary Explanation for “7733/35/36 Group User’s Manual” (REV. B) No. 3

Page	Error	Correction												
★ PART 1 P8-46 Table 8.4.4	<table><tr><td>14400</td><td>f<sub>2</sub></td><td>52(3F<sub>16</sub>)</td><td>14490.57</td><td>53(40<sub>16</sub>)</td><td>14467.59</td></tr></table>	14400	f <sub>2</sub>	52(3F <sub>16</sub> )	14490.57	53(40 <sub>16</sub> )	14467.59	<table><tr><td>14400</td><td>f<sub>2</sub></td><td>52(34<sub>16</sub>)</td><td>14490.57</td><td>53(35<sub>16</sub>)</td><td>14467.59</td></tr></table>	14400	f <sub>2</sub>	52(34 <sub>16</sub> )	14490.57	53(35 <sub>16</sub> )	14467.59
14400	f <sub>2</sub>	52(3F <sub>16</sub> )	14490.57	53(40 <sub>16</sub> )	14467.59									
14400	f <sub>2</sub>	52(34 <sub>16</sub> )	14490.57	53(35 <sub>16</sub> )	14467.59									
★ PART 1 P8-59 Line 2	And then, reception is started when ST is detected.	And then, the transfer clock is <u>generated</u> when ST is detected, and reception is started.												
★ PART 1 P8-59 Fig. 8.4.11														
★ PART 1 P8-60 Fig. 8.4.12	 <p>Reception is started at the falling edge of start bit.</p>	 <p>The transfer clock is <u>generated</u> at the falling edge of start bit, and reception is started.</p>												
★ PART 1 P8-62 Line 20	⑤ For the slave microcomputer whose address matches bits 6 to 0 in the receive data, <u>clear</u> the sleep mode. (Do not terminate the sleep mode for the other slave microcomputers.)	⑤ For the slave microcomputer whose address matches bits 6 to 0 in the receive data, <u>terminate</u> the sleep mode. (Do not terminate the sleep mode for the other slave microcomputers.)												
★ PART 1 P10-9 Fig. 10.2.3, P11-5 Fig. 11.2.4, P14-9 Fig. 14.3.4, P21-36 (When writing ●●), PART 2 P10-3 Fig. 10.2.3, P11-3 Fig. 11.2.4, P14-3 Fig. 14.3.4, PART3 P20-11 for PDF version, P20-10 for printed version (When writing ●●)	(Under Figure)	(Under Figure) <div><b>Note:</b> The occurrence of an interrupt in the above procedure makes writing invalid. If there is a possibility that an interrupt occurs at this timing, be sure to read and confirm this bit's value after writing.</div>												
★ PART 1 P10-10 Line 13 and after	4. When the <b>STP</b> instruction (Refer to chapter “11. <b>STOP AND WAIT MODES</b> ”) is executed, the watchdog timer stops operating. For the system where the watchdog timer is used to detect a program runaway, <u>select “STP instruction disabled” with “STP instruction option” on “MASK ROM ORDER CONFIRMATION FORM.”</u>	4. When the <b>STP</b> instruction (refer to “ <b>CHAPTER 11. STOP AND WAIT MODES</b> ”) is executed, the watchdog timer stops operating. <u>Unexpected execution of the STP instruction code (DB16) owing to a program runaway causes Watchdog timer to stop.</u> Therefore, when Watchdog timer is used to detect a program runaway, <u>we recommend the user to select “STP instruction disabled” with “STP instruction option” on “MASK ROM ORDER CONFIRMATION FORM.”</u>												

## Corrections and Supplementary Explanation for “7733/35/36 Group User’s Manual” (REV. B) No. 4

Page	Error	Correction																
★ PART 1 P11-10 Lines 10, 11	priority after *** MSB becomes “0.” For interrupts which have no need to be accepted, ***	priority after *** MSB becomes “0.” (When the level sense of an INT <sub>i</sub> interrupt is used, an interrupt request is not retained. Therefore, if the level at the INT <sub>i</sub> pin is invalid when the watchdog timer’s MSB becomes “0,” the interrupt request is not accepted.) For interrupts which have no need to be accepted, ***																
★ PART 1 P11-17 Table 11.4.3	<table border="1"> <tr> <th rowspan="2">Interrupt</th><th colspan="2">Conditions for each function which generates interrupt request</th></tr> <tr> <th>when clocks f<sub>2</sub> and f<sub>512</sub> are stopped</th><th>when clocks f<sub>2</sub> and f<sub>512</sub> are not stopped</th></tr> <tr> <td>A-D conversion interrupt</td><td>Disabled</td><td>Enabled</td></tr> </table>	Interrupt	Conditions for each function which generates interrupt request		when clocks f <sub>2</sub> and f <sub>512</sub> are stopped	when clocks f <sub>2</sub> and f <sub>512</sub> are not stopped	A-D conversion interrupt	Disabled	Enabled	<table border="1"> <tr> <th rowspan="2">Interrupt</th><th colspan="2">Conditions for each function which generates interrupt request</th></tr> <tr> <th>when clocks f<sub>2</sub> and f<sub>512</sub> are stopped</th><th>when clocks f<sub>2</sub> and f<sub>512</sub> are not stopped</th></tr> <tr> <td>A-D conversion interrupt</td><td>Disabled</td><td>Enabled in one-shot mode and single sweep mode</td></tr> </table>	Interrupt	Conditions for each function which generates interrupt request		when clocks f <sub>2</sub> and f <sub>512</sub> are stopped	when clocks f <sub>2</sub> and f <sub>512</sub> are not stopped	A-D conversion interrupt	Disabled	Enabled in one-shot mode and single sweep mode
Interrupt	Conditions for each function which generates interrupt request																	
	when clocks f <sub>2</sub> and f <sub>512</sub> are stopped	when clocks f <sub>2</sub> and f <sub>512</sub> are not stopped																
A-D conversion interrupt	Disabled	Enabled																
Interrupt	Conditions for each function which generates interrupt request																	
	when clocks f <sub>2</sub> and f <sub>512</sub> are stopped	when clocks f <sub>2</sub> and f <sub>512</sub> are not stopped																
A-D conversion interrupt	Disabled	Enabled in one-shot mode and single sweep mode																
★ PART 1 P17-43 Lines 1, 2	1. The watchdog timer stops counting hen the <b>STP</b> instruction is executed, the watchdog timer stops operating. For systems which use the watchdog timer, select “ <b>STP</b> instruction disabled” with “ <b>STP</b> instruction option” on “MASK ROM ORDER CONFIRMATION FORM.”	1. The watchdog timer stops counting hen the <b>STP</b> instruction is executed, the watchdog timer stops operating. <u>Unexpected execution of the <b>STP</b> instruction code (DB16) owing to a program run-away causes Watchdog timer to stop.</u> Therefore, for systems which use the watchdog timer, <u>we</u> recommend the user to select “ <b>STP</b> instruction disabled” with “ <b>STP</b> instruction option” on “MASK ROM ORDER CONFIRMATION FORM.”																
★ PART 1 P21-69 5. Setup for I/O ports <Software>	<ul style="list-style-type: none"> <li>● Read the data of ***equal.</li> <li>● Periodically rewrite data ***, due to noise.</li> <li>● Rewrite data to *** periodically.</li> </ul>	<ul style="list-style-type: none"> <li>● Read the data of *** are equal.</li> <li>● Periodically rewrite (<b>Note</b>) data **, due to noise.</li> <li>● Rewrite (<b>Notes 1, 2</b>) data to *** periodically.</li> </ul> <div style="border: 1px solid black; padding: 5px;"> <p><b>Notes 1:</b> Be sure to use the <b>LDM</b> or <b>STA</b> instruction for the above rewriting.</p> <p><b>2:</b> Rewrite the direction registers of ports P4–P8, P9, and P10 as follows:</p> <p>(1) Disable interrupts with the <b>SEI</b> instruction, etc.</p> <p>(2) Write dummy data to addresses 1A<sub>16</sub> and 1B<sub>16</sub> (when rewriting an even address, write data to address 1A<sub>16</sub>; when an odd address, write to address 1B<sub>16</sub>).</p> <p>(3) Rewrite the targeted direction register.</p> <p>(Refer to Technical News No. 7700-48-9906 for details of <b>Note 2</b> and a program example.)</p> </div>																

## Corrections and Supplementary Explanation for "7733/35/36 Group User's Manual" (REV. B) No. 5


Page	Error	Correction																		
★ PART 1 P21-80 ☆ A ②, ③	<div style="border: 1px solid black; padding: 5px;"> <b>A</b> </div> <p>② When writing data ... procedure shown below.</p> <p style="text-align: center;">⋮</p> <ul style="list-style-type: none"> <li>When writing to bits 0 to 2</li> </ul> <div style="border: 1px solid black; padding: 5px; margin-bottom: 5px;">Write data "01010101<u>16</u>." (LDM instruction)</div> <div style="border: 1px solid black; padding: 5px; margin-bottom: 5px;">Write data "0000<u>0</u>XXX<u>16</u>." (LDM instruction)</div> <div style="border: 1px solid black; border-radius: 10px; padding: 5px; text-align: center;">Bits 0 to 2 are set.</div> <p>③ When writing data ... procedure shown below.</p> <div style="border: 1px solid black; padding: 5px; margin-bottom: 5px;">Write data "01010101<u>16</u>." (LDM instruction)</div> <div style="border: 1px solid black; padding: 5px; margin-bottom: 5px;">Write data "0000<u>1</u>XXX<u>16</u>." (LDM instruction)</div> <div style="border: 1px solid black; border-radius: 10px; padding: 5px; text-align: center;">Bits 0 to 2 are set.</div>	<div style="border: 1px solid black; padding: 5px;"> <b>A</b> </div> <p>② When writing data ... procedure shown below.</p> <p style="text-align: center;">⋮</p> <ul style="list-style-type: none"> <li>When writing to bits 0 to 2</li> </ul> <div style="border: 1px solid black; padding: 5px; margin-bottom: 5px;">Write data "01010101<u>2</u>." (LDM instruction)</div> <div style="border: 1px solid black; padding: 5px; margin-bottom: 5px;">Write data "0000<u>1</u>XXX<u>2</u>." (LDM instruction)</div> <div style="border: 1px solid black; border-radius: 10px; padding: 5px; text-align: center;">Bits 0 to 2 are set. <b>(Note 1)</b></div> <div style="border: 1px solid black; padding: 5px; margin-top: 10px;"> <b>Notes 1:</b> In the case of the 7735 Group, write data "00000XXX2." (★)  <b>2:</b> The occurrence of an interrupt in the above procedure makes writing invalid. If there is a possibility that an interrupt occurs at this timing, be sure to read and confirm this bit's value after writing. (★)         </div> <p>③ When writing data ... procedure shown below.</p> <div style="border: 1px solid black; padding: 5px; margin-bottom: 5px;">Write data "01010101<u>2</u>." (LDM instruction)</div> <div style="border: 1px solid black; padding: 5px; margin-bottom: 5px;">Write data "00000XXX<u>2</u>." (LDM instruction)</div> <div style="border: 1px solid black; border-radius: 10px; padding: 5px; text-align: center;">Bits 0 to 2 are set.</div> <div style="border: 1px solid black; padding: 5px; margin-top: 10px;"> <b>Note 3:</b> The occurrence of an interrupt in the above procedure makes writing invalid. If there is a possibility that an interrupt occurs at this timing, be sure to read and confirm this bit's value after writing.         </div>																		
★ PART 2 P17-14 Table 17.1.5	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 20%;">Memory</td><td style="width: 10%; text-align: center;">⋄</td><td style="width: 70%;">Usage condition</td></tr> <tr> <td>EPROM</td><td></td><td><math>2 \cdot f(f_2) \leq \underline{20} \text{ MHz}</math></td></tr> <tr> <td style="text-align: center;">⋮</td><td></td><td></td></tr> </table>	Memory	⋄	Usage condition	EPROM		$2 \cdot f(f_2) \leq \underline{20} \text{ MHz}$	⋮			<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 20%;">Memory</td><td style="width: 10%; text-align: center;">⋄</td><td style="width: 70%;">Usage condition</td></tr> <tr> <td>EPROM</td><td></td><td><math>2 \cdot f(f_2) \leq \underline{25} \text{ MHz}</math></td></tr> <tr> <td style="text-align: center;">⋮</td><td></td><td></td></tr> </table>	Memory	⋄	Usage condition	EPROM		$2 \cdot f(f_2) \leq \underline{25} \text{ MHz}$	⋮		
Memory	⋄	Usage condition																		
EPROM		$2 \cdot f(f_2) \leq \underline{20} \text{ MHz}$																		
⋮																				
Memory	⋄	Usage condition																		
EPROM		$2 \cdot f(f_2) \leq \underline{25} \text{ MHz}$																		
⋮																				



## Revised Points for "7733/7735/7736 Group User's Manual" (REV. A) No. 2

## Revised Version

- Memory allocation selection bits (b2, b1, b0) = (0, 1, 0)
- ROM size : 60 Kbytes
- RAM size : 2048 bytes
- Memory allocation selection bits (b2, b1, b0) = (1, 0, 0)
- ROM size : 32 Kbytes
- RAM size : 2048 bytes



**Notes 1:** Access to internal ROM area is disabled in the microprocessor mode. (Refer to section "2.5 Processor modes.")

**2:** Banks 10<sub>16</sub> to FF<sub>16</sub> cannot be accessed in the 7735 Group and in external bus mode B of the 7736 Group.




## Revised Points for “7733/7735/7736 Group User’s Manual” (REV. A) No. 3

## Revised Version

☆

- Memory allocation selection bits (b2, b1, b0) = (1, 0, 1)
- ROM size : 16 Kbytes
- RAM size : 2048 bytes
- Memory allocation selection bits (b2, b1, b0) = (1, 1, 0)
- ROM size : 96 Kbytes
- RAM size : 3.9 Kbytes



**Notes 1:** Access to internal ROM area is disabled in the microprocessor mode. (Refer to section “2.5 Processor modes.”)

**2:** Banks 10<sub>16</sub> to FF<sub>16</sub> cannot be accessed in the 7735 Group and in external bus mode B of the 7736 Group.