

# MESC TECHNICAL NEWS

No. M7700-62-9912

## Corrections and Supplementary Explanation for “7721 Group User’s Manual” (REV. B)

This news includes a few corrections and supplementary explanation for “7721 Group User’s Manual”.

And also, this news includes the information previously announced by the MESC TECHNICAL NEWS (No. M7700-36-9803, Corrections and Supplementary Explanation for “7721 Group User’s Manual” REV. A). ★ represents the new information.

The information about the product expansion, electrical characteristics, and development support tools will not be announced by the MESC TECHNICAL NEWS, even if the above information is updated.

So, for the product expansion, electrical characteristics, and development support tools, please refer to the latest version of the following documents in our web site:

- Product Expansion  
Mitsubishi Microcomputers General Catalog\*
- Electrical Characteristics  
Datasheets
- Development Support Tools  
Datasheets  
Microcomputers Development Support Tools Catalog\*  
Microcomputers Development Support Tools Accessory Guide





### Please Visit Our Web Site.

- Mitsubishi MCU Technical Information (<http://www.infocom.mesc.co.jp/indexe.htm>)
- Mitsubishi Microcomputer Development Support Tools  
([http://www.tool-spt.mesc.co.jp/index\\_e.htm](http://www.tool-spt.mesc.co.jp/index_e.htm))















※ The printed version is also released.

**Note:** For products not included in the above web site, refer to “1996 MITSUBISHI SEMI-CONDUCTORS DATA BOOK (SINGLE-CHIP 16-BIT MICROCOMPUTERS) Vol. 1 to 2.”









## Corrections and Supplementary Explanation for "7721 Group User's Manual" (REV. B) No. 1

Page	Error	Correction								
P2-7 (2) Bit 1: Zero Flag	<b>Note:</b> This flag is invalid in the decimal mode addition ( <u>the <b>ADC</b> instruction</u> ).	<b>Note:</b> This flag is invalid in the decimal mode addition ( <u>the <b>ADC</b> instruction</u> ) and subtraction ( <u>the <b>SBC</b> instruction</u> ).								
P5-6 Last 3 lines	in order of priority *** MSB becomes “0.” For interrupts not to be accepted, ***	in order of priority *** MSB becomes “0.” ( <u>When the level sense of an INT<sub>i</sub> interrupt is used, an interrupt request is not retained. Therefore, if the level at the INT<sub>i</sub> pin is invalid when the watchdog timer’s MSB becomes “0,” the interrupt request is not accepted.</u> ) For interrupts not to be accepted, ***								
P7-12 Fig. 7.6.1	(1) Interrupt priority detection time select bits 	(1) Interrupt priority detection time select bits 								
P8-39 Fig. 8.6.1, P17-22	<When operating as a 16-bit pulse width modulator> <table><tr><th>Bit</th><th>Functions</th></tr><tr><td>15 to 0</td><td>These bits can be set to “0000<sub>16</sub>” to “FFFE<sub>16</sub>.” Assuming that the set value = n, the “H” level width of the PWM pulse output from the TAJOUT pin is expressed as follows: <math>\frac{n}{f_i}</math> (PWM pulse period = <math>\frac{n^{16}-1}{f_i}</math>)</td></tr></table>	Bit	Functions	15 to 0	These bits can be set to “0000 <sub>16</sub> ” to “FFFE <sub>16</sub> .” Assuming that the set value = n, the “H” level width of the PWM pulse output from the TAJOUT pin is expressed as follows: $\frac{n}{f_i}$ (PWM pulse period = $\frac{n^{16}-1}{f_i}$ )	<When operating as a 16-bit pulse width modulator> <table><tr><th>Bit</th><th>Functions</th></tr><tr><td>15 to 0</td><td>These bits can be set to “0000<sub>16</sub>” to “FFFE<sub>16</sub>.” Assuming that the set value = n, the “H” level width of the PWM pulse output from the TAJOUT pin is expressed as follows: <math>\frac{n}{f_i}</math> (PWM pulse period = <math>\frac{2^{16}-1}{f_i}</math>)</td></tr></table>	Bit	Functions	15 to 0	These bits can be set to “0000 <sub>16</sub> ” to “FFFE <sub>16</sub> .” Assuming that the set value = n, the “H” level width of the PWM pulse output from the TAJOUT pin is expressed as follows: $\frac{n}{f_i}$ (PWM pulse period = $\frac{2^{16}-1}{f_i}$ )
Bit	Functions									
15 to 0	These bits can be set to “0000 <sub>16</sub> ” to “FFFE <sub>16</sub> .” Assuming that the set value = n, the “H” level width of the PWM pulse output from the TAJOUT pin is expressed as follows: $\frac{n}{f_i}$ (PWM pulse period = $\frac{n^{16}-1}{f_i}$ )									
Bit	Functions									
15 to 0	These bits can be set to “0000 <sub>16</sub> ” to “FFFE <sub>16</sub> .” Assuming that the set value = n, the “H” level width of the PWM pulse output from the TAJOUT pin is expressed as follows: $\frac{n}{f_i}$ (PWM pulse period = $\frac{2^{16}-1}{f_i}$ )									
P8-43 Last 2 lines	the TAJOUT pin outputs “L” level <u>which has the same width as “H” level width of the PWM pulse, which was set.</u> ***	the TAJOUT pin outputs “L” level <u>for a period of <math>(1/f_i) \times (m+1) \times (n+1)</math>.</u> ***								
P8-45 Fig. 8.6.6										

## Corrections and Supplementary Explanation for "7721 Group User's Manual" (REV. B) No. 2

Page	Error	Correction																
★ P11-21 Line 4, P11-27 Lines 3 and 4, P11-38 Lines 3 and 4	*** after 1 cycle of the transfer clock has passed. ***	*** after <u>a maximum of</u> 1 cycle of the transfer clock has passed. ***																
P13-20 Table 13.3.3	<table><tr><th>Burst transfer mode</th><th>Cycle-steal transfer mode</th></tr><tr><th>Level Sense</th><th></th></tr><tr><td></td><td></td></tr><tr><td><ul style="list-style-type: none"><li>• "H"-level input to the DMAREQ<sub>i</sub> pin</li><li>• Change of the TC pin's input level from "H" to "L" (when the TC pin is valid)</li><li>• A write of "0" to the DMA<sub>i</sub> request bit</li><li>• A write of "0" to the DMA<sub>i</sub> enable bit</li></ul></td><td><ul style="list-style-type: none"><li>• Start of 1-unit transfer</li><li>• Change of the TC pin's input level from "H" to "L" during DMA transfer (when the TC pin is valid)</li><li>• A write of "0" to the DMA<sub>i</sub> request bit</li><li>• A write of "0" to the DMA<sub>i</sub> enable bit</li></ul></td></tr></table> <p><b>Note:</b> While the DMA<sub>i</sub> enable bit is "0,"...</p>	Burst transfer mode	Cycle-steal transfer mode	Level Sense				<ul style="list-style-type: none"><li>• "H"-level input to the DMAREQ<sub>i</sub> pin</li><li>• Change of the TC pin's input level from "H" to "L" (when the TC pin is valid)</li><li>• A write of "0" to the DMA<sub>i</sub> request bit</li><li>• A write of "0" to the DMA<sub>i</sub> enable bit</li></ul>	<ul style="list-style-type: none"><li>• Start of 1-unit transfer</li><li>• Change of the TC pin's input level from "H" to "L" during DMA transfer (when the TC pin is valid)</li><li>• A write of "0" to the DMA<sub>i</sub> request bit</li><li>• A write of "0" to the DMA<sub>i</sub> enable bit</li></ul>	<table><tr><th>Burst transfer mode</th><th>Cycle-steal transfer mode</th></tr><tr><th>Level Sense</th><th></th></tr><tr><td></td><td></td></tr><tr><td><ul style="list-style-type: none"><li>• "H"-level input to the DMAREQ<sub>i</sub> pin</li></ul><p>(Delete)</p></td><td><ul style="list-style-type: none"><li>• Start of 1-unit transfer</li><li>• Change of the TC pin's input level from "H" to "L" during DMA transfer (when the TC pin is valid)</li><li>• A write of "0" to the DMA<sub>i</sub> request bit</li></ul><p>(Delete)</p></td></tr></table> <p><b>Note:</b> (Delete)</p> <p><b>Supplement:</b> Regardless of the DMA<sub>i</sub> enable bit's contents, DMA<sub>i</sub> request bit is set to "1" when a DMA request is generated</p>	Burst transfer mode	Cycle-steal transfer mode	Level Sense				<ul style="list-style-type: none"><li>• "H"-level input to the DMAREQ<sub>i</sub> pin</li></ul> <p>(Delete)</p>	<ul style="list-style-type: none"><li>• Start of 1-unit transfer</li><li>• Change of the TC pin's input level from "H" to "L" during DMA transfer (when the TC pin is valid)</li><li>• A write of "0" to the DMA<sub>i</sub> request bit</li></ul> <p>(Delete)</p>
Burst transfer mode	Cycle-steal transfer mode																	
Level Sense																		
																		
<ul style="list-style-type: none"><li>• "H"-level input to the DMAREQ<sub>i</sub> pin</li><li>• Change of the TC pin's input level from "H" to "L" (when the TC pin is valid)</li><li>• A write of "0" to the DMA<sub>i</sub> request bit</li><li>• A write of "0" to the DMA<sub>i</sub> enable bit</li></ul>	<ul style="list-style-type: none"><li>• Start of 1-unit transfer</li><li>• Change of the TC pin's input level from "H" to "L" during DMA transfer (when the TC pin is valid)</li><li>• A write of "0" to the DMA<sub>i</sub> request bit</li><li>• A write of "0" to the DMA<sub>i</sub> enable bit</li></ul>																	
Burst transfer mode	Cycle-steal transfer mode																	
Level Sense																		
																		
<ul style="list-style-type: none"><li>• "H"-level input to the DMAREQ<sub>i</sub> pin</li></ul> <p>(Delete)</p>	<ul style="list-style-type: none"><li>• Start of 1-unit transfer</li><li>• Change of the TC pin's input level from "H" to "L" during DMA transfer (when the TC pin is valid)</li><li>• A write of "0" to the DMA<sub>i</sub> request bit</li></ul> <p>(Delete)</p>																	
P13-27 Table 13.3.5	<table><tr><td>DMA<sub>i</sub> request bit</td><td>0</td></tr></table>	DMA <sub>i</sub> request bit	0	<table><tr><td>DMA<sub>i</sub> request bit</td><td>When edge sense is selected in the burst transfer mode: 0</td></tr><tr><td></td><td>When level sense is selected in the burst transfer mode: not changed</td></tr><tr><td></td><td>In the cycle-steal transfer mode: 0</td></tr></table>	DMA <sub>i</sub> request bit	When edge sense is selected in the burst transfer mode: 0		When level sense is selected in the burst transfer mode: not changed		In the cycle-steal transfer mode: 0								
DMA <sub>i</sub> request bit	0																	
DMA <sub>i</sub> request bit	When edge sense is selected in the burst transfer mode: 0																	
	When level sense is selected in the burst transfer mode: not changed																	
	In the cycle-steal transfer mode: 0																	
★ P13-28 13.3.6 (1)	<p><b>(1) Restarting the same DMA *** beginning</b> At normal and forced termination, the latches of SARI, DARI, and TCR<sub>i</sub> maintain their values written before the transfer start. (Refer to "Figure 13.3.4-a.") *** the following procedures:</p> <p>● <b>In single or repeat transfer mode</b> Set the DMA<sub>i</sub> enable bit to "1." *** (Refer to "Figure 13.3.4-b.")</p> <p>● <b>In array chain *** mode</b></p> <p>① Re-set the values ***</p> <p>② Set the DMA<sub>i</sub> ***</p>	<p><b>(1) Restarting the same DMA *** beginning</b></p> <p>● <b>In single or repeat transfer mode</b> At normal and forced termination, the latches of SARI, DARI, and TCR<sub>i</sub> maintain their values written before the transfer start. (Refer to "Figure 13.3.4-a.") *** the following procedures: Set the DMA<sub>i</sub> enable bit to "1." *** (Refer to "Figure 13.3.4-b.")</p> <p>● <b>In array chain *** mode</b></p> <div><p>As values other than the initial values of SARI and TCR<sub>i</sub> have been set in their latches (refer to "Table 13.2.5"), it is necessary to re-set them.</p><p>① Re-set the values ***</p><p>② Set the DMA<sub>i</sub> ***</p></div>																
P13-48 Line 23	*** pin's input level = "L," the DMA <sub>i</sub> request bit is <u>cleared to "0"</u> ; when this pin's input level = "L," the DMA <sub>i</sub> request bit is <u>set to "1."</u>	*** pin's input level = "L," the DMA <sub>i</sub> request bit is <u>set to "1"</u> ; when this pin's input level = "H," the DMA <sub>i</sub> request bit is <u>cleared to "0."</u>																
P13-51 Fig. 13.4.11	DMA <sub>i</sub> enable bit 	DMA <sub>i</sub> enable bit 																

## Corrections and Supplementary Explanation for "7721 Group User's Manual" (REV. B) No. 3

Page	Error	Correction
P13-57 Fig. 13.5.3, P13-64 Fig. 13.6.3, P13-73 Fig. 13.7.4, P13-85 Fig. 13.8.4	 <p><b>Note:</b> When an external source (DMAREQ) is selected or when the cycle-steal transfer mode is selected, set this bit to "0"</p> <p>(Continue to the corresponding figure on the next page.)</p>	 <p><b>Note:</b> When a source other than the external source (DMAREQ) is selected or when the cycle-steal transfer mode is selected, set this bit to "0"</p> <p>(Continue to the corresponding figure on the next page.)</p>
P13-94 Fig.13.8.12, P13-95 Fig.13.8.13, P13-96 Fig.13.8.14		
★ P14-8 14.4.1 (3) Line 4	R/W is undefined.	R/W, <u>BHE</u> , and <u>BLE</u> are undefined.
★ P14-9 Fig. 14.4.1 (C) At refresh	<p>(c) At refresh</p> 	<p>(c) At refresh</p> 
P16-6 Fig.16.1.3		
★ P17-64 5. Setup for I/O ports	<p>&lt;Software protection&gt;</p> <ul style="list-style-type: none"> <li>● Read the data of *** are equal.</li> <li>● Since the output data may reverse because of noise, rewrite data *** periodically.</li> <li>● Rewrite data *** periodically.</li> </ul>	<p>&lt;Software protection&gt;</p> <ul style="list-style-type: none"> <li>● Read the data of *** are equal.</li> <li>● Since the output data may reverse because of noise, rewrite <b>(Note)</b> data *** periodically.</li> <li>● Rewrite <b>(Note)</b> data *** periodically.</li> </ul> <p><b>Note:</b> Be sure to use the LDM or STA instruction for the above rewriting.</p>