GRADE	Λ
GIVADE	

MESC TECHNICAL NEWS No. M7700-57-9911

Corrections and Supplementary Explanation for "7900 Series Software Manual" (REV.C)

This news includes a few corrections and supplementary explanation for "7900 Series Software Manual" (PDF File, REV.1.00).

And also, this news includes the information previously announced in MESC TECHNICAL NEWS (No. M7700-47-9906, Corrections and Supplementary Explanation for "7900 Series Software Manual" REV. B).

Note: ☆ represents the new information.

Page	Error	Correction
P2-7 Line 4 below Figure 2.1.4	This register is cleared to "000016" at reset.	At reset, <u>DPR0 becomes "000016"</u> , and each of DPR1 to DPR3 becomes undefined.
P2-8 (3) Bit 2 Line 4	Use the SEI or SEP instruction to set this flag to "1," and use the CLI or CLP instruction to clear it to "0."	Be sure to use the SEI instruction to set this flag to "1"; and be sure to use the CLI or CLP instruction to clear this flag to "0."
P2-10 Figure 2.2.1	Note: Memory assignment of internal RAM area varies according to the type of microcomputer. Refer to the latest catalogues or datasheets.	Notes 1: When the internal RAM area is followed by an unused area or an external area, do not assign a program to the last 8 bytes of the internal RAM area. 2: Do not assign a program to the last 8 bytes of the internal ROM area. 3: The memory assignment of the internal area varies according to the product type. Refer to the latest datasheets or catalogs.
P2-16 Line 8	 Use direct page register 0 (DPR0) only. In this case, specify the offset from DPR0 in length of 8 bits. Use direct page registers 0 through 3 (DPR0 through 3). In this case, use the high-order 2 bits of the operand (8 bits) to specify the direct page register and the low-order 6 bits to specify the offset. 	When the direct page register select bit = "0" Use direct page register 0 (DPR0) only. In this case, specify the offset from DPR0 in length of 8 bits. When the direct page register select bit = "1" Use direct page registers 0 through 3 (DPR0 through 3). In this case, use the high-order 2 bits of the operand (8 bits) to specify the direct page register and the low-order 6 bits to specify the offset.
P2-16 Figure	< <u>Direct addressing mode</u> >	< When the direct page register select bit = "0">
P2-18 Figure	< <u>Extension direct addressing mode</u> >	<when bit="1" direct="" page="" register="" select="" the=""></when>

Page	Error	Correction
P2-19 P2-22 P2-23 P2-25 P2-28 P2-31 P2-33 Between the description of Function and Figure in the above pages		When the direct page register select bit = "0" Use direct page register 0 (DPR0) only. In this case, specify the offset from DPR0 in length of 8 bits. When the direct page register select bit = "1" Use direct page registers 0 through 3 (DPR0 through 3). In this case, use the high-order 2 bits of the operand (8 bits) to specify the direct page register and the low-order 6 bits to specify the offset. When the direct page register select bit = "0">
☆ P2-48 Below the Figure		Note: When using the absolute long indexed X addressing mode, make sure that the last code of the instruction does not become the last address of a bank.
P2-56 Function The last line	BBCB and BBSB instructions : in bank 1 ₁₆ is specified.	BBCB and BBSB instructions: When the direct page register select bit = "0" Use direct page register 0 (DPR0) only. In this case, specify the offset from DPR0 in length of 8 bits (the contents of the instruction's third byte for the BBC and BBS instructions, and the contents of the instruction's second byte for the BBCB and BBSB instructions). When the direct page register select bit = "1" Use direct page registers 0 through 3 (DPR0 through 3). In this case, use the high-order 2 bits of the operand (8 bits. The contents of the instruction's third byte for the BBC and BBS instructions, and the contents of the instruction's second byte for the BBCB and BBSB instructions) to specify the direct page register and the low-order 6 bits to specify the offset.
P4-6 Flag manipulation	Instruction Description SEP PSL (bit n) ← 1 (n = 0 to 7. Multiple operations can be specified.)	

Page	Error	Correction
P4-6 Unconditional branch P4-7 Subroutine		Category Instruction Operation Uncondition JMP PC ← Destination address JMPL PG, PC ← Destination address Subroutine ★ BSR Stack ← PC + 2 PC ← PC + 2 + REL JSR Stack ← PC PC ← Destination address JSRL Stack ← PG, PC PG, PC ← Destination address PG, PC ← Destination address
P4-12 Contents of M (oprd)	Symbol Description M(oprd) Contents of memory location specified by operand	Symbol Description M(oprd) Contents of memory location specified by operand in (), etc.
P4-60 BSR Operation	Stack ← PC PC ← PC + 2 + REL	$\begin{array}{c} Stack \leftarrow PC + \underline{2} \\ PC \leftarrow PC + 2 + REL \end{array}$
P4-82 CMPD	Operation: E - IMM32 E - IMM32 Description: Subtracts the immediate value from the contents of E in 32-bit length. The result is not stored anywhere.	Operation: E - M32 E - M32 Description: Subtracts the contents of memory from the contents of E in 32-bit length. The result is not stored anywhere.
P4-94 DIVS Operation	When m = "0" (Figure) * "S" represents MSB of data. When m = "1" (Figure) * "S" represents MSB of data.	When m = "0" (Figure) * "S" is a sign bit and represents MSB of data. When m = "1" (Figure) * "S" is a sign bit and represents MSB of data.

Page	Error	Correction
P4-111 JMP/JMPL Operation	 JMP instruction PC ← Specified address PC ← mmII JMPL instruction PG, PC ← Specified address PC ← mmII PG ← hh 	 JMP instruction PC ← Specified address PC ← mmll®1 ®1: In the case of (ABS), M(mmll + 1, mmll). In the case of (ABS, X), M(mmll + X + 1, mmll + X). JMPL instruction PG, PC ← Specified address PC ← mmll®2 PG ← hh®3 ®2: In the case of L(ABS), M(mmll + 1, mmll). ®3: In the case of L(ABS), M(mmll + 2).
P4-112 JSR/JSRL Operation	 JSR instruction Stack ← PC Stack ← Specified address PC ← PC + 3 M(S, S - 1) ← PC S ← S - 2 PC ← mmll JSRL instruction Stack ← PG, PC PG. PC ← Specified address PC ← PC + 4 M(S to S - 2) ← PG, PC S ← S - 3 PC ← mmll PG ← hh 	• JSR instruction Stack ← PC ± 3 Stack ← Specified address PC ← PC + 3 M(S, S - 1) ← PC S ← S - 2 PC ← mmll* •: In the case of (ABS, X), M(mmll + X + 1, mmll + X). • JSRL instruction Stack ← PG, PC ± 4 PG, PC ← Specified address PC ← PC + 4 M(S to S - 2) ← PG, PC S ← S - 3 PC ← mmll PG ← hh
P4-119 LDX Description example	$\begin{array}{cccc} \underline{\text{CLM}} \\ \text{LDX.W} & \#\text{IMM16} & ; \ X \leftarrow \text{IMM16} \\ \text{LDX} & \text{MEM16} & ; \ X \leftarrow \text{MEM16} \\ \underline{\text{SEM}} & \vdots & & & & \\ \end{array}$	$\begin{array}{c ccccc} \underline{CLP} & & & & \\ LDX.W & & \#IMM16 & & ; & X \leftarrow IMM16 \\ LDX & & MEM16 & & ; & X \leftarrow MEM16 \\ \underline{SEP} & & & & \\ \vdots & & & & \\ \end{array}$
P4-121 LDY Description example	$\begin{array}{cccc} \underline{\text{CLM}} \\ \text{LDY.W} & \#\text{IMM16} & ; \ X \leftarrow \text{IMM16} \\ \text{LDY} & \text{MEM16} & ; \ X \leftarrow \text{MEM16} \\ \underline{\text{SEM}} & : \end{array}$	$\begin{array}{c cccc} \underline{CLP} & & & \\ \underline{LDY.W} & & \#IMM16 & ; & X \leftarrow IMM16 \\ \underline{LDY} & & MEM16 & ; & X \leftarrow MEM16 \\ \underline{SEP} & & & & \\ \vdots & & & & \\ \end{array}$
P4-132 MPYS Operation	When m = "0" (Figure) * "S" represents MSB of data. When m = "1" (Figure) * "S" represents MSB of data.	When m = "0" (Figure) * "S" is a sign bit and represents MSB of data. When m = "1" (Figure) * "S" is a sign bit and represents MSB of data.

	, , , , , , , , , , , , , , , , , , ,	
Page	Error	Correction
P4-145 PEI Description	Pushes the contents of the address specified by the sum of the contents of the DPRn and the offset value onto the stack in 16-bit length. This instruction is unaffected by flag m.	Pushes the contents of the address specified by the sum of the contents of the DPRn and the offset value onto the stack in 16-bit length. • When the direct page register select bit = "0" The contents of DPR0 are added to the value of operand dd (8 bits), and the result of addition is pushed onto the stack. • When the direct page register select bit = "1" In this case, the direct page register DPRn (n = 0 to 3) is specified by the high-order 2 bits of operand dd, and the contents of the specified DPRn are added to the low-order 6 bits of operand dd (8 bits). Then, the result of this addition is pushed onto the stack. • This instruction is unaffected by flag m.
P4-145 PEI Description example	; (S) ← (DPR0 + \underline{dd} + 1) ; (S - 1) ← (DPR0 + \underline{dd})	; (S) ← (DPR0 + <u>offset</u> + 1) ; (S - 1) ← (DPR0 + <u>offset</u>)
P4-161 PLP, P4-167 PUL, Description Last line		Be sure to keep flag I = "1" when executing this instruction. Also, be sure to use the SEI instruction when setting flag I to "1."
P4-167 PUL Status flags	Addressing mode STK STK Note i: Number of registers to be restored.	
P4-171 ROL, P4-174 ROR	Syntax ROL/ROR A ROL/ROR B ROL/ROR A. dd ROL/ROR A. dd, X ROL/ROR A. mmll ROL/ROR A. mmll, X	Syntax ROL/ROR A ROL/ROR B ROL/ROR dd ROL/ROR dd, X ROL/ROR mmll ROL/ROR mmll, X
P4-189 SEP Operation	PS_L (bit n) \leftarrow 1 (n = $\frac{0 \text{ to } 7}{2}$. Multiple bits can be specified.)	PS _L (bit n) \leftarrow 1 (n = 0 , 1, 3 to 7. Multiple bits can be specified.)
P4-189 SEP Description	Sets the specified flags be specified. This instruction is	Sets the specified flags be specified. Do not use this instruction to specify bit 2 of PSL (flag I). (When setting flag I to "1," be sure to use the SEI instruction.) This instruction is
P4-189 SEP Status flags	IPL N V m x D I Z C — N V m x D I Z C	IPL N V m x D I Z C — N V m x D I (Note) Z C Note: Do not use this instruction to specify flag I.

Page	Error	Correction
P4-202 SUBMD Description example	SUBM <u>B</u> MEM32, #IMM32 ; MEM32 ← ····	SUBM <u>D</u> MEM32, #IMM32 ; MEM32 ← ····
P4-229 XAB Description example	$\begin{array}{ccc} CLM & \underline{x} \\ XAB & & ; \; A \leftrightarrows B \\ SEM & \underline{x} \\ XAB & & ; \; AL \leftrightarrows BL \end{array}$	CLM XAB ; A ≒ B SEM XAB ; AL ≒ BL
P5-10 BSR Function	(S) ← PC PC ← PC + 2 + REL (-1024 to +1023)	(S) \leftarrow PC $+ 2$ PC \leftarrow PC + 2 + REL (-1024 to +1023)
P5-14 CMPD Function	E – <u>IMM</u> 32	E – <u>M</u> 32
P5-16 EXTSD Function	$E \leftarrow EL(= A) (Extension sign)$ $(Bit 15 \text{ of } A = 0)$ $\begin{array}{c cccc} b15 & b0 & b15 & b0 \\ \hline 000000000 & 0 & \\ \hline EH(B) & EL(A) \\ \hline (Bit 15 \text{ of } A = 1) & \\ \hline b15 & b0 & b15 & b0 \\ \hline \hline 11111111 & 1 & \\ \hline EH(B) & EL(A) \\ \end{array}$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
P5-16 EXTZD Function	$E \leftarrow EL(= A) \text{(Extension zero)}$ $\begin{array}{c cccc} b15 & b8 & b7 & b0 \\ \hline \hline 000000000 & \\ \hline EH(B) & EH(A) \\ \end{array}$	$E \leftarrow EL(=A) \text{(Extension zero)}$ $\begin{array}{c c} b15 & b0 & b15 & b0 \\ \hline \hline 000016 & \\ \hline EH(B) & EH(A) \\ \end{array}$
☆ P5-28 PLP	PLP	PLP (Note 22)
☆ P5-30 PUL	PUL (Note 18)	PUL (Notes 18 and 22)

Page	Error	Correction
P5-31 PUL STK	Addressing Modes STK OP N # 67 13 2 + 31	Addressing Modes STK OP N # 67 13 2 + 3 in
P5-36 SEP	Symbol Function SEP PSL (bit n) ← 1 (n = 0 to 7. Multiple bits can be specified.)	
P5-37 SEP	Processor Status register 10 9 8 7 6 5 4 3 2 1 0 IPL N V m x D I Z C Specified flag becomes "1."	Processor Status register 10 9 8 7 6 5 4 3 2 1 0 IPL N V m x D I Z C Processor Status register 10 9 8 7 6 5 4 3 2 1 0 IPL N V m x D I Z C Specified flag becomes "1" (Note 21).
P5-43 Note 18	Note 18. Letter "i" indicates the number of registers to be restored.	Note 18. Letter "i₁" indicates the number of registers to be restored.
☆ P5-43 Below Note 20		Note 21. Do not use the SEP instruction to specify flag I. (When setting flag I to "1", be sure to use the SEI instruction.) Note 22. Be sure to keep flag I = "1" when execut ing the PLP or PUL instruction. Also, be sure to use the SEI instruction when setting flag I to "1."