

# MESC TECHNICAL NEWS

No. M7700-56-9911

## Corrections and Supplementary Explanation for “7902 Group User’s Manual” (REV. A)

This news includes a few corrections and supplementary explanation for “7902 Group User’s Manual” (PDF File, Rev.1.00).

The information about the product expansion, electrical characteristics, and development support tools will not be announced by the MESC TECHNICAL NEWS, even if the above information is updated.

So, for the product expansion, electrical characteristics, and development support tools, please refer to the latest version of the following documents in our web site:



- Product Expansion  
Mitsubishi Microcomputers General Catalog\*
- Electrical Characteristics  
Datasheets
- Development Support Tools  
Datasheets  
Microcomputers Development Support Tools Catalog\*  
Microcomputers Development Support Tools Accessory Guide

Please Visit Our Web Site.

- Mitsubishi MCU Technical Information (<http://www.infocom.mesc.co.jp/indexe.htm>)
- Mitsubishi Microcomputer Development Support Tools  
([http://www.tool-spt.mesc.co.jp/index\\_e.htm](http://www.tool-spt.mesc.co.jp/index_e.htm))

※ The printed version is also released.

## Corrections and Supplementary Explanation for “7902 Group User’s Manual” (REV.A) NO.1

Page	Error	Correction												
P2-7 Figure 2.1.5, P3-9 Figure 3.2.2, P21-26 (Address 5F <sub>16</sub> )	<p>Processor mode register 1 (Address 5F<sub>16</sub>)</p> <table border="1"> <tr> <td>6</td><td>Recovery-cycle-insert number select bit</td><td></td></tr> <tr> <td>7</td><td>Internal ROM bus cycle select bit (Note 6)</td><td></td></tr> </table> <p>5: After reset, this bit can be set only once. 6: In the microprocessor mode, *** reprogramming mode.”)</p>	6	Recovery-cycle-insert number select bit		7	Internal ROM bus cycle select bit (Note 6)		<p>Processor mode register 1 (Address 5F<sub>16</sub>)</p> <table border="1"> <tr> <td>6</td><td>Recovery-cycle-insert number select bit (Note 6)</td><td></td></tr> <tr> <td>7</td><td>Internal ROM bus cycle select bit (Note 7)</td><td></td></tr> </table> <p>5: After reset, this bit can be set to “1” only once. 6: Make sure that a program to be used to change this bit’s contents is allocated in the internal area. 7: In the microprocessor mode, *** reprogramming mode.”)</p>	6	Recovery-cycle-insert number select bit (Note 6)		7	Internal ROM bus cycle select bit (Note 7)	
6	Recovery-cycle-insert number select bit													
7	Internal ROM bus cycle select bit (Note 6)													
6	Recovery-cycle-insert number select bit (Note 6)													
7	Internal ROM bus cycle select bit (Note 7)													
P3-10 Last line	and bit 6 at addresses 80 <sub>16</sub> , 82 <sub>16</sub> , 84 <sub>16</sub> , or 86 <sub>16</sub> ) must be set to “1.”	and bit 6 at address 80 <sub>16</sub> , 82 <sub>16</sub> , 84 <sub>16</sub> , or 86 <sub>16</sub> ) must be set to “1.” Make sure that a program to be used to change this bit’s contents is allocated in the internal area.												
P3-32 Figure 3.2.18	<p>■ Burst ROM access</p> 	<p>■ Burst ROM access</p> 												
P5-6 First line	Figure 5.2.2 shows ***, and Figure 5.2.3 shows the procedure for setting or changing the PLL multiplication ratio.	Figure 5.2.2 shows ***, and Figure 5.2.3 shows the setting procedure for the clock control register when using the PLL frequency multiplier.												
P5-8 Figure 5.2.3	Fig. 5.2.3 Procedure for setting or changing PLL multiplication ratio	Fig. 5.2.3 Setting procedure for clock control register when using PLL frequency multiplier												



## Corrections and Supplementary Explanation for "7902 Group User's Manual" (REV.A) NO.2

Page	Correction													
P5-8 Figure 5.2.3	<p>(Revised figure)</p> <p><b>Notes 1:</b> After reset, these bits are allowed to be changed only once. If it is necessary to write a certain value to these bits, be sure to write the same value that has been written after the latest reset.</p> <p><b>2:</b> This decision is unnecessary if "double" is selected and the period of RESET = "L" is "the oscillation stabilizing time of an oscillator + 2 ms" or more.</p>													
Page	Error	Correction												
P5-11 [Precautions for clock generating circuit] Last line	•• (bits 2, 3 at address BC <sub>16</sub> ). (See Figure 5.2.3.)	<p>•• (bits 2, 3 at address BC<sub>16</sub>). (See Figure 5.2.3.)</p> <p>After reset, the PLL multiplication ratio select bits are allowed to be changed only once. If it is necessary to write a certain value to these bits, be sure to write the same value that has been written after the latest reset.</p>												
P9-35 Figure 9.6.1, P21-20 (Addresses 56 <sub>16</sub> to 5A <sub>16</sub> )	<p>Timer Ai mode register (i = 0 to 4) (Addresses 56<sub>16</sub> to 5A<sub>16</sub>)</p> <table border="1"> <tr> <td>3</td><td>Trigger select bits</td><td>b4 b3 0 0 : 0 1 : } Writing "1" to <u>one-shot</u> start bit (•••)</td></tr> <tr> <td>4</td><td></td><td>1 0 : 1 1 :</td></tr> </table>	3	Trigger select bits	b4 b3 0 0 : 0 1 : } Writing "1" to <u>one-shot</u> start bit (•••)	4		1 0 : 1 1 :	<p>Timer Ai mode register (i = 0 to 4) (Addresses 56<sub>16</sub> to 5A<sub>16</sub>)</p> <table border="1"> <tr> <td>3</td><td>Trigger select bits</td><td>b4 b3 0 0 : 0 1 : } Writing "1" to <u>count start</u> bit (•••)</td></tr> <tr> <td>4</td><td></td><td>1 0 : 1 1 :</td></tr> </table>	3	Trigger select bits	b4 b3 0 0 : 0 1 : } Writing "1" to <u>count start</u> bit (•••)	4		1 0 : 1 1 :
3	Trigger select bits	b4 b3 0 0 : 0 1 : } Writing "1" to <u>one-shot</u> start bit (•••)												
4		1 0 : 1 1 :												
3	Trigger select bits	b4 b3 0 0 : 0 1 : } Writing "1" to <u>count start</u> bit (•••)												
4		1 0 : 1 1 :												
P12-6 Figure 12.2.3, P21-13 (Addresses 34 <sub>16</sub> , 3C <sub>16</sub> )	<b>Notes 1:</b> Valid when the $\overline{\text{CTS/RTS}}$ enable bit (bit 4) is "0."	<b>Notes 1:</b> Valid when the $\overline{\text{CTS/RTS}}$ enable bit (bit 4) is "0" and $\overline{\text{CTS/RTS}}$ separate select bit (bit 0 or 1 at address AC <sub>16</sub> ) is "0."												

## Corrections and Supplementary Explanation for "7902 Group User's Manual" (REV.A) NO.3

Page	Error	Correction																														
P12-17 Figure 12.2.13, P21-42 (Address AC <sub>16</sub> )	Serial I/O pin control register (Address AC <sub>16</sub> ) <table><tr><th>Bit</th><th>Bitname</th><th>Function</th></tr><tr><td>0</td><td>CTS<sub>0</sub>/RTS<sub>0</sub> separate select bit</td><td></td></tr><tr><td>1</td><td>CTS<sub>1</sub>/RTS<sub>1</sub> separate select bit</td><td></td></tr><tr><td>≈</td><td>≈</td><td>≈</td></tr></table>	Bit	Bitname	Function	0	CTS <sub>0</sub> /RTS <sub>0</sub> separate select bit		1	CTS <sub>1</sub> /RTS <sub>1</sub> separate select bit		≈	≈	≈	Serial I/O pin control register (Address AC <sub>16</sub> ) <table><tr><th>Bit</th><th>Bitname</th><th>Function</th></tr><tr><td>0</td><td>CTS<sub>0</sub>/RTS<sub>0</sub> separate select bit <b>(Note)</b></td><td></td></tr><tr><td>1</td><td>CTS<sub>1</sub>/RTS<sub>1</sub> separate select bit <b>(Note)</b></td><td></td></tr><tr><td>≈</td><td>≈</td><td>≈</td></tr></table> <div>Note: Valid when the CTS/RTS enable bit (bit 4 at addresses 34<sub>16</sub> and 3C<sub>16</sub>) is "0."</div>	Bit	Bitname	Function	0	CTS <sub>0</sub> /RTS <sub>0</sub> separate select bit <b>(Note)</b>		1	CTS <sub>1</sub> /RTS <sub>1</sub> separate select bit <b>(Note)</b>		≈	≈	≈						
Bit	Bitname	Function																														
0	CTS <sub>0</sub> /RTS <sub>0</sub> separate select bit																															
1	CTS <sub>1</sub> /RTS <sub>1</sub> separate select bit																															
≈	≈	≈																														
Bit	Bitname	Function																														
0	CTS <sub>0</sub> /RTS <sub>0</sub> separate select bit <b>(Note)</b>																															
1	CTS <sub>1</sub> /RTS <sub>1</sub> separate select bit <b>(Note)</b>																															
≈	≈	≈																														
P12-23 12.3.3 line 13, P12-28 12.3.5 line 12, P12-40 12.4.3 line 12, P12-47 12.4.5 line 6	By connecting the RTS pin (receiver side) and CTS pin (transmitter side), ...	By connecting the RTS <sub>i</sub> pin (receiver side) and CTS <sub>i</sub> pin (transmitter side), ...																														
P14-3 Figure 14.2.2, P21-38 (Address 96 <sub>16</sub> )	D-A control register (Address 96 <sub>16</sub> ) <table><tr><th>Bit</th><th>Bit name</th><th>Function</th></tr><tr><td>0</td><td>D-A<sub>0</sub> output enable bit</td><td>0 : Output is disabled. 1 : Output is enabled. <b>(Note)</b></td></tr><tr><td>1</td><td>D-A<sub>1</sub> output enable bit</td><td>0 : Output is disabled. 1 : Output is enabled. <b>(Note)</b></td></tr><tr><td>2</td><td>D-A<sub>2</sub> output enable bit</td><td>0 : Output is disabled. 1 : Output is enabled. <b>(Note)</b></td></tr><tr><td>≈</td><td>≈</td><td>≈</td></tr></table> <div>Note: Pin DA<sub>i</sub> is multiplexed ..... (including programmable I/O port pin).</div>	Bit	Bit name	Function	0	D-A <sub>0</sub> output enable bit	0 : Output is disabled. 1 : Output is enabled. <b>(Note)</b>	1	D-A <sub>1</sub> output enable bit	0 : Output is disabled. 1 : Output is enabled. <b>(Note)</b>	2	D-A <sub>2</sub> output enable bit	0 : Output is disabled. 1 : Output is enabled. <b>(Note)</b>	≈	≈	≈	D-A control register (Address 96 <sub>16</sub> ) <table><tr><th>Bit</th><th>Bit name</th><th>Function</th></tr><tr><td>0</td><td>D-A<sub>0</sub> output enable bit</td><td>0 : Output is disabled. 1 : Output is enabled. <b>(Notes 1, 2)</b></td></tr><tr><td>1</td><td>D-A<sub>1</sub> output enable bit</td><td>0 : Output is disabled. 1 : Output is enabled. <b>(Notes 1, 2)</b></td></tr><tr><td>2</td><td>D-A<sub>2</sub> output enable bit</td><td>0 : Output is disabled. 1 : Output is enabled. <b>(Notes 1, 2)</b></td></tr><tr><td>≈</td><td>≈</td><td>≈</td></tr></table> <div>Notes 1: Pin DA<sub>i</sub> is multiplexed ..... (including programmable I/O port pin). 2: When not using the D-A converter, be sure to clear the contents of this bit to "0."</div>	Bit	Bit name	Function	0	D-A <sub>0</sub> output enable bit	0 : Output is disabled. 1 : Output is enabled. <b>(Notes 1, 2)</b>	1	D-A <sub>1</sub> output enable bit	0 : Output is disabled. 1 : Output is enabled. <b>(Notes 1, 2)</b>	2	D-A <sub>2</sub> output enable bit	0 : Output is disabled. 1 : Output is enabled. <b>(Notes 1, 2)</b>	≈	≈	≈
Bit	Bit name	Function																														
0	D-A <sub>0</sub> output enable bit	0 : Output is disabled. 1 : Output is enabled. <b>(Note)</b>																														
1	D-A <sub>1</sub> output enable bit	0 : Output is disabled. 1 : Output is enabled. <b>(Note)</b>																														
2	D-A <sub>2</sub> output enable bit	0 : Output is disabled. 1 : Output is enabled. <b>(Note)</b>																														
≈	≈	≈																														
Bit	Bit name	Function																														
0	D-A <sub>0</sub> output enable bit	0 : Output is disabled. 1 : Output is enabled. <b>(Notes 1, 2)</b>																														
1	D-A <sub>1</sub> output enable bit	0 : Output is disabled. 1 : Output is enabled. <b>(Notes 1, 2)</b>																														
2	D-A <sub>2</sub> output enable bit	0 : Output is disabled. 1 : Output is enabled. <b>(Notes 1, 2)</b>																														
≈	≈	≈																														
P14-3 Figure 14.2.3, P21-38 (Addresses 98 <sub>16</sub> to 9A <sub>16</sub> )	D-A register i (i = 0 to 2) (Addresses 98 <sub>16</sub> to 9A <sub>16</sub> ) <table><tr><th>Bit</th><th>Function</th></tr><tr><td>7 to 0</td><td>Any value from 00<sub>16</sub> through FF<sub>16</sub> can be set, and this value is D-A converted and is output.</td></tr></table>	Bit	Function	7 to 0	Any value from 00 <sub>16</sub> through FF <sub>16</sub> can be set, and this value is D-A converted and is output.	D-A register i (i = 0 to 2) (Addresses 98 <sub>16</sub> to 9A <sub>16</sub> ) <table><tr><th>Bit</th><th>Function</th></tr><tr><td>7 to 0</td><td>Any value from 00<sub>16</sub> through FF<sub>16</sub> can be set <b>(Note)</b>, and this value is D-A converted and is output.</td></tr></table> <div>Note: When not using the D-A converter, be sure to clear the contents of these bits to "00<sub>16</sub>."</div>	Bit	Function	7 to 0	Any value from 00 <sub>16</sub> through FF <sub>16</sub> can be set <b>(Note)</b> , and this value is D-A converted and is output.																						
Bit	Function																															
7 to 0	Any value from 00 <sub>16</sub> through FF <sub>16</sub> can be set, and this value is D-A converted and is output.																															
Bit	Function																															
7 to 0	Any value from 00 <sub>16</sub> through FF <sub>16</sub> can be set <b>(Note)</b> , and this value is D-A converted and is output.																															
P14-7 [Precautions for D-A converter] Last line	any other multiplexed input/output pin (including programmable I/O port pin).	any other multiplexed input/output pin (including programmable I/O port pin). <div>4. When not using the D-A converter, be sure to do as follows:<ul style="list-style-type: none"><li>•Clear the D-A<sub>i</sub> (i = 0 to 2) output enable bit (bits 0 to 2 at address 96<sub>16</sub>) to "0."</li><li>•Clear the contents of the D-A register i (addresses 98<sub>16</sub> to 9A<sub>16</sub>) to "00<sub>16</sub>."</li></ul></div>																														
P16-2 Table 16.1.1	<table><tr><th>Item</th><th>Stop mode</th></tr><tr><td>≈</td><td>≈</td></tr><tr><td>PLL frequency multiplier</td><td>Operates.</td></tr><tr><td>f<sub>CPU</sub>, f<sub>BIU</sub></td><td>Inactive.</td></tr></table>	Item	Stop mode	≈	≈	PLL frequency multiplier	Operates.	f <sub>CPU</sub> , f <sub>BIU</sub>	Inactive.	<table><tr><th>Item</th><th>Stop mode</th></tr><tr><td>≈</td><td>≈</td></tr><tr><td>PLL frequency multiplier</td><td>Stopped.</td></tr><tr><td>φ<sub>CPU</sub>, φ<sub>BIU</sub></td><td>Inactive.</td></tr></table>	Item	Stop mode	≈	≈	PLL frequency multiplier	Stopped.	φ <sub>CPU</sub> , φ <sub>BIU</sub>	Inactive.														
Item	Stop mode																															
≈	≈																															
PLL frequency multiplier	Operates.																															
f <sub>CPU</sub> , f <sub>BIU</sub>	Inactive.																															
Item	Stop mode																															
≈	≈																															
PLL frequency multiplier	Stopped.																															
φ <sub>CPU</sub> , φ <sub>BIU</sub>	Inactive.																															

## Corrections and Supplementary Explanation for "7902 Group User's Manual" (REV.A) NO.4

Page	Error	Correction								
P18-8 Figure 18.3.2, P18-9 Figure 18.3.3		 <div>3. Make sure that this instruction is executed in the absolute long addressing mode. The above is just an example. In an actual programming, be sure to refer the format of the assembler description to be used.</div>								
P21-80 PLP	<table border="1"><tr><td>PLP</td><td></td></tr><tr><td></td><td></td></tr></table>	PLP				<table border="1"><tr><td>PLP (Note 22)</td><td></td></tr><tr><td></td><td></td></tr></table>	PLP (Note 22)			
PLP										
PLP (Note 22)										
P21-82 PUL	<table border="1"><tr><td>PUL (Note 18)</td><td></td></tr><tr><td></td><td></td></tr></table>	PUL (Note 18)				<table border="1"><tr><td>PUL (Notes 18 and 22)</td><td></td></tr><tr><td></td><td></td></tr></table>	PUL (Notes 18 and 22)			
PUL (Note 18)										
PUL (Notes 18 and 22)										
P21-95 Last line	Note 21. Do not use the <b>SEP ... SEI</b> instruction.)	<div>Note 21. Do not use the <b>SEP ... SEI</b> instruction.) Note 22. Be sure to keep flag I = “1” when executing the <b>PLP</b> or <b>PUL</b> instruction. Also, be sure to use the <b>SEI</b> instruction when setting flag I to “1.”</div>								