	_
GRADE	
LIK ALIE	
OIVADE	

MESC TECHNICAL NEWS No. M7700-56-9911

Corrections and Supplementary Explanation for "7902 Group User's Manual" (REV. A)

This news includes a few corrections and supplementary explanation for "7902 Group" User's Manual" (PDF File, Rev.1.00).

The information about the product expansion, electrical characteristics, and develoment support tools will not be announced by the MESC TECHNICAL NEWS, even if the above information is updated.

So, for the product expansion, electrical characteristics, and development support tools, please refer to the latest version of the following documents in our web site:

- Product Expansion Mitsubishi Microcomputers General Catalog*
- Electrical Characteristics Datasheets
- Development Support Tools

Datasheets

Microcomputers Development Support Tools Catalog* Microcomputers Development Support Tools Accessory Guide

Please Visit Our Web Site.

- Mitsubishi MCU Technical Information (http://www.infomicom.mesc.co.jp/indexe.htm)
- Mitsubishi Microcompuet Development Support Tools (http://www.tool-spt.mesc.co.jp/index_e.htm)
- * The printed version is also released.

Page	Error	Correction
P2-7 Figure 2.1.5, P3-9 Figure 3.2.2, P21-26 (Address 5F ₁₆)	Processor mode register 1 (Address 5F ₁₆)	Processor mode register 1 (Address 5F ₁₆)
	6 Recovery-cycle-insert number select bit	6 Recovery-cycle-insert number select bit (Note 6)
	7 Internal ROM bus cycle select bit (Note 6)	7 Internal ROM bus cycle select bit (Note 7)
	5: After reset, this bit can be set only once. 6: In the microprocessor mode, **** reprogramming mode.")	5: After reset, this bit can be set to "1" only once. 6: Make sure that a program to be used to change this bit's contents is allocated in the internal area. 7: In the microprocessor mode, **** reprogramming mode.")
P3-10 Last line	and bit 6 at <u>addresses</u> 8016, 8216, 8416, or 8616) must be set to "1."	and bit 6 at <u>address</u> 80 ₁₆ , 82 ₁₆ , 84 ₁₆ , or 86 ₁₆) must be set to "1." Make sure that a program to be used to change this bit's contents is allocated in the internal area.
P3-32 Figure 3.2.18	■ Burst ROM access	■ Burst ROM access
	φ1	ф1
P5-6 First line	Figure 5.2.2 shows •••, and Figure 5.2.3 shows the procedure for setting or changing the PLL multiplication ratio.	Figure 5.2.2 shows •••, and Figure 5.2.3 shows the setting procedure for the clock control register when using the PLL frequency multiplier.
P5-8 Figure 5.2.3	Fig. 5.2.3 Procedure for setting or changing PLL multiplication ratio	Fig. 5.2.3 Setting procedure for clock control register when using PLL frequency multiplier

Page	Corre	ection
P5-8 Figure 5.2.3	(Revised figure) b7	Clock control register (Address BC16) PLL frequency multiplier is active, and pin Vcont is valid. PLL multiplication ratio select bits (Note 1) 13 b2 10 1 : Double 10 : Triple 11 : Quadruple System clock select bit 0 : fXin (Note 2)
	or more.	tion stabilizing time of an oscillator + 2 ms"
Page	Error	Correction
P5-11 [Precautions for clock generating circuit] Last line	••• (bits 2, 3 at address BC ₁₆). (See Figure 5.2.3.)	After reset, the PLL multiplication ratio select bits are allowed to be changed only once. If it is necessary to write a certain value to these bits, be sure to write the same value that has been written after the latest reset.
P9-35 Figure 9.6.1, P21-20 (Addresses 56 ₁₆ to 5A ₁₆)	Timer Ai mode register (i = 0 to 4) (Addresses 56 ₁₆ to 5A ₁₆) 3 Trigger select bits 00: Writing "1" to one-shot start bit (***)	Timer Ai mode register (i = 0 to 4) (Addresses 5616 to 5A16) 3 Trigger select bits 00: 01: bit (•••) 4 Virting "1" to count start bit (•••)
P12-6 Figure 12.2.3, P21-13 (Addresses 34 ₁₆ , 3C ₁₆)	Notes 1: Valid when the CTS/RTS enable bit (bit 4) is "0."	Notes 1: Valid when the CTS/RTS enable bit (bit 4) is "0" and CTSi/RTSi separate select bit (bit 0 or 1 at address AC16) is "0."

Page	Error	Correction
P12-17 Figure 12.2.13,	Serial I/O pin control register (Address AC ₁₆)	Serial I/O pin control register (Address AC ₁₆)
P21-42 (Address AC ₁₆)	Bit Bitname Function 0 CTSo/RTSo separate select bit 1 CTS1/RTS1 separate select bit	Bit Bitname Function 0 CTS0/RTS0 separate select bit (Note) 1 CTS1/RTS1 separate select bit (Note) Note: Valid when the CTS/RTS enable bit (bit 4 at addresses 3416 and 3C16) is "0."
P12-23 12.3.3 line 13, P12-28 12.3.5 line 12, P12-40 12.4.3 line 12, P12-47 12.4.5 line 6	By connecting the RTS pin (receiver side) and CTS pin (transmitter side), •••	By connecting the RTSi pin (receiver side) and CTSi pin (transmitter side), •••
P14-3	D-A control register (Address 96 ₁₆)	D-A control register (Address 96 ₁₆)
Figure 14.2.2, P21-38	Bit Bit name Function	Bit Bit name Function
(Address 96 ₁₆)	0 D-Ao output enable bit 0 : Output is disabled. 1 : Output is enabled.	0 D-Ao output enable bit 0 : Output is disabled. (Notes 1, 2)
	1 D-A1 output enable bit 0 : Output is disabled. 1 : Output is enabled. (Note	1 D-A1 output enable 0 : Output is disabled. bit 1 : Output is enabled. (Notes 1, 2)
	D-A2 output enable bit 0 : Output is disabled. 1 : Output is enabled.	D-A2 output enable 0 : Output is disabled. (Notes 1, 2)
	Note: Pin DAi is multiplexed ••••• (including programmable I/O port pin).	Notes 1: Pin DAi is multiplexed ••••• (including programmable I/O port pin). 2: When not using the D-A converter, be sure to clear the contents of this bit to "0."
P14-3	D-A register i (i = 0 to 2) (Addresses 98 ₁₆ to 9A ₁₆)	D-A register i (i = 0 to 2) (Addresses 98 ₁₆ to 9A ₁₆)
Figure 14.2.3, P21-38	Bit Function	Bit Function
(Addresses 98 ₁₆ to 9A ₁₆)	7 to 0 Any value from 0016 through FF16 can be set, and this value is D-A converted and is output.	7 to 0 Any value from 0016 through FF16 can be set (Note), and this value is D-A converted and is output.
		Note: When not using the D-A converter, be sure to clear the contents of these bits to "0016."
P14-7 [Precautions for D-A converter]	any other multiplexed input/output pin (including programmable I/O port pin).	any other multiplexed input/output pin (including programmable I/O port pin).
Last line		4. When not using the D-A converter, be sure to do as follows: •Clear the D-A _i (i = 0 to 2) output enable bit (bits 0 to 2 at address 96 ₁₆) to "0." •Clear the contents of the D-A register i (addresses 98 ₁₆ to 9A ₁₆) to "00 ₁₆ ."
P16-2 Table 16.1.1	Item Stop mode	Item Stop mode
	*	*
	PLL frequency multiplier Operates. fcpu, fBIU Inactive.	PLL frequency multiplier Stopped. <u>ocpu, obsiu</u> Inactive.

Page	Error	Correction
P18-8 Figure 18.3.2, P18-9 Figure 18.3.3	RTI	STAB A, LG: 0h (Note 3) RTI 3. Make sure that this instruction is executed in the absolute long addressing mode. The above is just an example. In an actual programming, be sure to refer the format of the assembler description to be used.
P21-80 PLP	PLP	PLP (Note 22)
P21-82 PUL	PUL (Note 18)	PUL (Notes 18 and 22)
P21-95 Last line	Note 21. Do not use the SEP •••• SEI instruction.)	Note 21. Do not use the SEP •••• SEI instruction.) Note 22. Be sure to keep flag I = "1" when executing the PLP or PUL instruction. Also, be sure to use the SEI instruction when setting flag I to "1."